**VIETNAM NATIONAL UNIVERSITY HO CHI MINH CITY  
HO CHI MINH CITY UNIVERSITY OF TECHNOLOGY**

**DEPARTMENT OF ELECTRONICS**



**EE3043 – Computer Architecture**

**Semaster 241**

|  |  |  |  |
| --- | --- | --- | --- |
| **Group** | **:** | **23** |  |
| **Student** | **:** | **Hoang Minh Chien** | **(2112932)** |
|  |  | **Doan Dinh Nam** | **(2110368)** |
|  |  | **Giang Anh Đức** | **(2011103)** |
| **Teacher** | **:** | **Dr. Tran Hoang Linh** |  |
| **TA** | **:** | **Msc. Hai Cao Xuan** |  |

*Ho Chi Minh City, November 17, 2024*

**PREFACE**

This project focuses on the design and implementation of a **5-stage Pipelined RISC-V RV32I processor**, extending the previous single-cycle design. The project aims to address pipeline efficiency by incorporating **data forwarding**, **non-forwarding**, and **branch prediction** mechanisms to optimize performance and minimize hazards.

Key techniques include:

* **Non-Forwarding**: Baseline pipeline operation without data forwarding, evaluating performance under potential hazards.
* **Data Forwarding**: Enhancing pipeline efficiency by resolving data hazards with operand forwarding techniques.
* **Branch Prediction**: Implementing dynamic prediction strategies to reduce control hazards and improve instruction throughput.

The processor's performance is evaluated by analyzing **Instruction Per Cycle (IPC)** under different benchmarks, providing a comprehensive comparison. Synthesis and implementation were carried out on the **DE2-Standard FPGA development board**, ensuring functional correctness and real-world applicability.

Through this project, we gained significant insights into the challenges of pipeline design, hazard resolution, and prediction models. This work sets a foundation for deeper exploration into performance optimization within modern CPU architectures.

**CONTENTS**

[1. DESIGN STRATEGY 1](#_Toc185199518)

[1.1. Baseline 5-Stage Pipelined: Nonforwarding & Forwarding 1](#_Toc185199519)

[1.2. Branch Prediction 5](#_Toc185199520)

[2. VERIFICATION STRATEGY 8](#_Toc185199521)


[3. RESULTS 9](#_Toc185199522)

[3.1. Synthesis 9](#_Toc185199523)

[3.2. Performance (IPC) 10](#_Toc185199524)

[4. FPGA IMPLEMENTATION 12](#_Toc185199525)

1. DESIGN STRATEGY
   1. Baseline 5-Stage Pipelined: Nonforwarding & Forwarding



**Basic Terminology**

Before we dive into the design part, it’s important to understand some basic terminology:

* Hazards occur when an instruction cannot execute in its expected cycle.
* There are two main types of hazards:
  1. Pipeline Hazards: This includes Data Hazards and Structure Hazards.
     + Data Hazard: Occurs when a planned instruction cannot be executed at the proper clock cycle because the required data for execution is not yet available.
  2. Control Hazard (or Branch Hazard): Occurs when the pipeline does not know the correct path to execute due to a branch instruction.

**Design Strategy**

The key idea of pipelining is to shorten the critical path by breaking it into multiple shorter paths. This allows us to increase the maximum operating frequency. However, the frequency increase is not linear to the number of pipeline stages, as it depends on the new critical path introduced. For a typical 5-stage pipeline, achieving a 2-3 times increase in frequency is considered good.

Now, let’s move on to designing a 5-stage pipelined processor and identify the problems we encounter when dividing the design into five parts.

**1. Data Hazard**


The foremost problem is Data Hazard, specifically RAW (Read After Write) hazards. There are two methods to deal with RAW hazards:

***Non-Forwarding Design:***

* In this approach, we insert NOPs until the result has been successfully written into the Register File.
* However, this approach dramatically slows down the processor due to the stalls caused by NOP insertion.

***Forwarding Design****:*

* To improve performance, we forward the result from the Memory Stage (M-stage) and Writeback Stage (WB-stage) directly to the Execute Stage (E-stage) without waiting for the data to be written to the Register File.
* To implement this, we insert two Forwarding MUXes before the two operand MUXes of the ALU.



When the RAW hazard detector detects a RAW hazard, it instructs the two Forwarding MUXes to select the data from the M-stage or WB-stage, instead of fetching rs1\_data and rs2\_data from the D-stage.

However, load instructions (e.g., lw) introduce an additional challenge because they have a two-cycle latency. For load-use hazards:

* We must stall the pipeline for one cycle when the RAW hazard detector identifies a load hazard. This happens when the destination register address in the E-stage matches the source register address in the D-stage.
* After stalling, the next instruction enters the E-stage and receives the forwarded data from the WB-stage of the previous lw instruction.

**2. Control hazard**

After resolving Data Hazards, we deal with Control Hazards caused by three types of branch instructions in the Base-Integer RISC-V ISA:


1. B-type Instructions (e.g., BEQ, BNE)
2. J-type Instructions (e.g., JAL)
3. I-type Instructions (e.g., JALR)

The solution for control hazards is to always fetch the next instruction until the correct branch direction is determined. If the branch is mispredicted, we flush the incorrectly fetched instructions and fetch the correct one (yes we wasted two cycle, that’s called Branch Misprediction Penalty)


To fetch the correct instruction:

* We send the target address and a selection signal to the leftmost MUX (before the Program Counter).
* The correct branch direction is determined only when the instruction reaches the E-stage.


The branch\_sel module at E-stage is used to control the selection input of the leftmost MUX, ensuring the correct target address is loaded into the Program Counter.



Summary of our Hazard Detector + Forwading Unit = Hazard Unit is:




* 1. Branch Prediction




An ideal pipelined processor would have a CPI of 1. The branch misprediction penalty is a major reason for increased CPI. As pipelines get deeper, branches are resolved later in the pipeline. Thus, the branch misprediction penalty gets larger because all the instructions issued after the mispredicted branch must be flushed. To address this problem, most pipelined processors use a *branch predictor* to guess whether the branch should be taken.

Some branches occur at the beginning of a loop to check a condition and branch past the loop when the condition is no longer met (e.g., in *for* and *while* loops). Loops tend to execute many times, so these forward branches are usually not taken. Other branches occur when a program reaches the end of a loop and branches back to repeat the loop (e.g., in a *do/while* loop). Again, because loops tend to execute many times, these backward branches are usually taken. The simplest form of branch prediction checks the direction of the branch and predicts that backward branches are taken and forward branches are not. This is called *static branch prediction*, because it does not depend on the history of the program.

However, branches, especially forward branches, are difficult to predict without knowing more about the specific program. Therefore, most processors use dynamic branch predictors, which use the history of program execution to guess whether a branch should be taken. Dynamic branch predictors maintain a table of the last several hundred (or thousand) branch instructions that the processor has executed. The table, called a branch target buffer, includes the destination of the branch and a history of whether the branch was taken.





A one-bit dynamic branch predictor remembers whether the branch was taken the last time and predicts that it will do the same thing the next time. While the loop is repeating, it remembers that the *beq* was not taken last time and predicts that it should not be taken next time. This is a correct prediction until the last branch of the loop, when the branch does get taken. Unfortunately, if the loop is run again, the branch predictor remembers that the last branch was taken. Therefore, it incorrectly predicts that the branch should be taken when the loop is first run again. In summary, a 1-bit branch predictor mispredicts the first and last branches of a loop.

A two-bit dynamic branch predictor solves this problem by having four states: Strongly Taken, Weakly Taken, Weakly Not Taken, and Strongly Not Taken, as shown in *Figure 7.67*. When the loop is repeating, it enters the Strongly Not Taken state and predicts that the branch should not be taken next time. This is correct until the last branch of the loop, which is taken and moves the predictor to the Weakly Not Taken state. When the loop is first run again, the branch predictor correctly predicts that the branch should not be taken and reenters the Strongly Not Taken state. In summary, a two-bit branch predictor mispredicts only the last branch of a loop. It is called a two-bit branch predictor because it requires two bits to encode the four states.

The branch predictor operates in the Fetch stage of the pipeline so that it can determine which instruction to execute on the next cycle. When it predicts that the branch should be taken, the processor fetches the next instruction from the branch destination stored in the branch target buffer.

As one can imagine, branch predictors may be used to track even more history of the program to increase the accuracy of predictions. Good branch predictors achieve better than 90% accuracy on typical programs.


1. VERIFICATION STRATEGY


The verification strategy is nothing newer than our previous strategy.

We reuse the assembly program from previous single-cycle design, run it on the pipelined design to see whether it’s forwading, stall, flush correctly.

From now on, we call the assembly program is benchmark since it’s will be used to calculate our IPC.

1. RESULTS
   1. Synthesis







* 1. Performance (IPC)

As we present in the presentation day.

The key of how to compure IPC is run the benchmark on both single-cycle and pipelined design.

Since the Single Cycle design always have IPC = 1, then we choose a reference point where the program release the output, we count total cycle, then the total valid instructions ic 1\*total cycle.


We save that instruction.


Next we run the same benchmarks on piplined, we determinted the reference point (excatly the same point at which we get the same result with the single cycle simulation). Then record the total cycle.

Finally, we simply divide the total valid instruction (we have this at singlecycle simulatin) from total cycle.

**Example:**

With the HEX2SWITCH program, the reference point is the point where all 6 hex was computed:






With the STOPWATCH program, the reference point is the point where all centisecond numer is :

*the simulation time take too long …. so the result will not be captrued here =))*

With the LCDHELLOWORLD program, the reference point is the point where io\_lcd push out 20 command to LCD display:

*the simulation time take too long …. so the result will not be captrued here =))*



The result showed on this table. As we can see, as the simulation long (6 millions valid instructiuons), the IPC reach 0.5 since my assembly have a bunch of delay loop.

Another clever way to compute IPC is looking at the valid and invalid instruction at instr\_vld pin of piplined, the write a script to counter valid, invalid instructions. Then, do math.

1. FPGA IMPLEMENTATION

Everything was the same with our previous Single-Cycle RISC-V report.