

**University of Moratuwa Faculty of
Engineering Department of Electronic and
Telecommunication Engineering EN2111 -**



**Electronic Circuit Design
Report - UART Implementation in FPGA**

Team 16

Kuruppuarachchi K.A.R.R.	220350T
Kumarage R.V.	220343B
Kulasinghe H.P.G.N.A.	220334A

May 9, 2025

Contents

1	Introduction	4
1.1	Overview of UART Protocol	4
1.2	UART Communication Basics	4
1.3	Baud Rate	4
2	Objective	4
3	RTL Code for UART	5
3.1	UART Transmitter Module	5
3.2	UART Transmitter Description	6
3.2.1	Module Parameters and Signals	6
3.2.2	Internal Registers	6
3.2.3	Operation Flow	6
3.3	UART Receiver Module	7
3.4	UART Receiver Description	8
3.4.1	Module Parameters and Signals	8
3.4.2	Internal Registers	9
3.4.3	Finite State Machine States	9
3.4.4	Operation Flow	9
3.5	UART Transceiver	10
3.6	UART Transceiver Description	11
3.6.1	Parameterization	11
3.6.2	Key Components	11
3.7	Binary to 7-Segment LED Display	12
3.8	7-Segment Display Decoder Description	13
3.8.1	Implementation Details	13
4	Testbench	13
4.1	Testbench Description	14
4.1.1	Testbench Structure	15
4.1.2	Test Sequence	15
5	Simulation Results	15
5.1	Waveform Analysis	16
6	FPGA Implementation	17
6.1	Pin Assignments	17
6.2	Pin Assignment Details	17
6.3	Hardware Setup	17
6.4	Resource Utilization	18
7	Practical Demonstration	18
7.1	Verification Methodology	18
7.2	Test Scenarios	19
7.3	Results and Observations	19

8 Sustainability and Future Enhancements	19
8.1 Design Sustainability	19
8.2 Potential Enhancements	20
8.3 Implementation of Enhancements	20
9 Learning Outcomes	21
10 Conclusion	21
11 References	22
12 Appendix	22
12.1 Timing Calculations	22
12.2 Complete Project Files	23

1 Introduction

1.1 Overview of UART Protocol

UART (Universal Asynchronous Receiver/Transmitter) is a widely used serial communication protocol in embedded systems. Unlike synchronous protocols (such as SPI and I2C), UART does not require a clock signal, making it simpler to implement but requiring both transmitter and receiver to agree on timing parameters.

1.2 UART Communication Basics

UART transmits data serially, one bit at a time, through two separate lines:

- TX (Transmit) - For sending data
- RX (Receive) - For receiving data

Each UART frame consists of:

- Start bit (always 0) - Signals the beginning of data transmission
- Data bits (typically 8 bits) - The actual information being transmitted
- Optional parity bit - For basic error detection (not used in this implementation)
- Stop bit(s) (always 1) - Signals the end of data transmission




Figure 1: UART Frame Structure with 8 Data Bits

1.3 Baud Rate

Baud rate is the speed of data transmission measured in bits per second. Both transmitter and receiver must operate at the same baud rate (with minimal timing error) for successful communication. This project uses a baud rate of 115,200 bits per second, which is a standard rate for many applications.

2 Objective

The primary objectives of this project are:

1. To design and implement a complete UART transceiver on the DE0-Nano FPGA board
2. To verify the functionality through comprehensive simulation

3. To demonstrate practical hardware communication between two FPGA boards
4. To display received data on 7-segment displays and LEDs for visual verification
5. To gain practical experience with digital design and FPGA implementation of communication protocols

Additionally, this project aims to provide a reusable and well-documented UART implementation that can be incorporated into future FPGA designs for serial communication.

3 RTL Code for UART

3.1 UART Transmitter Module

```

1  `timescale 1ns / 1ps
2  module uart_tx (
3  input  wire clk,          // System clock
4  input  wire rst,          // Active high reset
5  input  wire start,        // Start transmission signal
6  input  wire [7:0] data,    // Data byte to transmit
7  input  wire baud_tick,    // Baud rate timing signal
8  output reg tx             // Serial output line
9  );
10 reg [3:0] bit_index = 0;    // Track which bit is being transmitted (0 =
    idle)
11 reg [9:0] shift_reg = 10'b111111111; // Shift register with all bits
    set to 1 (idle)
12 always @(posedge clk or posedge rst) begin
13     if (rst) begin
14         tx <= 1'b1;          // Idle state of TX line is high
15         bit_index <= 0;      // Reset to idle state
16         shift_reg <= 10'b111111111; // Reset shift register to idle
    state
17     end else begin
18         // Start a new transmission only if idle (bit_index == 0)
19         if (start && bit_index == 0) begin
20             // Load shift register with frame: {stop bit, 8 data bits,
    start bit}
21             shift_reg <= {1'b1, data, 1'b0}; // Stop bit, data, start
    bit
22             bit_index <= 1; // Start counting from 1 (transmitting)
23         end else if (baud_tick && bit_index != 0) begin
24             // Only shift and transmit on baud_tick and when actively
    transmitting
25             tx <= shift_reg[0]; // Send LSB to
    output
26             shift_reg <= {1'b1, shift_reg[9:1]}; // Shift right,
    filling with '1'
27
28             if (bit_index == 10) // All 10 bits sent (1 start + 8
    data + 1 stop)
29                 bit_index <= 0; // Reset to idle state
30             else
31                 bit_index <= bit_index + 1; // Increment bit counter
32         end

```

```
33     end
34 end
35 endmodule
```

Listing 1: UART Transmitter Implementation

3.2 UART Transmitter Description

The UART transmitter module handles the conversion of parallel data into a serial bit stream following the UART protocol. Here's a detailed explanation:

3.2.1 Module Parameters and Signals

- **clk**: System clock input
- **rst**: Active high reset signal
- **start**: Trigger signal to initiate a new transmission
- **data[7:0]**: 8-bit parallel data to be transmitted
- **baud_tick**: Timing signal that pulses at the baud rate
- **tx**: Serial output line where data is transmitted

3.2.2 Internal Registers

- **bit_index[3:0]**: Tracks the current bit position during transmission
 - 0: Idle state (no active transmission)
 - 1-10: Currently transmitting bits 1-10 of the frame
- **shift_reg[9:0]**: 10-bit shift register that holds the entire UART frame
 - Bit 0: Currently being transmitted (LSB first)
 - Initial value 10'b1111111111 represents the idle state

3.2.3 Operation Flow

1. **Reset Condition**: When reset is asserted, tx line is set high (idle), bitindex is reset to 0, and shift_reg is filled with 1's.
2. **Start Transmission**: When the start signal is asserted and transmitter is idle (bit_index = 0):
 - The shift register is loaded with the complete frame: {stop bit (1), 8 data bits, start bit (0)}
 - bit_index is set to 1 to begin transmission
3. **Bit Transmission**: At each baud_tick (when actively transmitting):
 - The LSB of shift_reg is output on the tx line

- The shift register is shifted right, inserting a '1' at the MSB
- bit_index is incremented

4. **End of Transmission:** When bit_index reaches 10:

- All bits have been transmitted
- bit_index is reset to 0, returning to idle state

3.3 UART Receiver Module

```

1  `timescale 1ns / 1ps
2  module uart_rx (
3      input  wire clk,          // System clock
4      input  wire rst,          // Active high reset
5      input  wire rx,           // Serial input line
6      input  wire baud_tick,    // Baud rate timing signal
7      output reg [7:0] data     // Received parallel data output
8  );
9      reg [3:0] bit_index = 0;    // Bit counter for reception
10     reg [7:0] shift_reg = 0;    // Shift register for received bits
11     reg [1:0] state = 0;        // FSM state
12     reg rx_sync = 1;            // Synchronized rx input
13
14     // FSM state definitions
15     localparam IDLE = 0,        // Waiting for start bit
16                 START = 1,      // Verifying start bit
17                 DATA = 2,      // Receiving data bits
18                 STOP = 3;       // Receiving stop bit
19
20     always @(posedge clk or posedge rst) begin
21         if (rst) begin
22             state <= IDLE;        // Reset to idle state
23             bit_index <= 0;       // Reset bit counter
24             shift_reg <= 0;       // Clear shift register
25             data <= 0;           // Clear output data
26             rx_sync <= 1;        // Reset synchronized input
27         end else begin
28             rx_sync <= rx;        // Synchronize rx input with system clock
29
30             case (state)
31                 IDLE: begin
32                     if (!rx_sync) // Start bit detected (falling edge)
33                         state <= START;
34                 end
35
36                 START: begin
37                     if (baud_tick) begin
38                         // Sample in the middle of the presumed start bit
39                         if (!rx_sync) begin
40                             state <= DATA; // Confirmed start bit, move
41                             to data state
42                             bit_index <= 0; // Reset bit counter for data
43                             bits
44                         end else begin
45                             state <= IDLE; // False start bit, return to
46                             idle

```

```

44         end
45     end
46 end
47
48     DATA: begin
49         if (baud_tick) begin
50             // Sample in the middle of each data bit
51             shift_reg[bit_index] <= rx_sync; // Store bit in
shift register
52             if (bit_index == 7) // All 8 data bits
received
53                 state <= STOP; // Move to stop bit
state
54                 bit_index <= bit_index + 1; // Increment bit
counter
55             end
56         end
57
58     STOP: begin
59         if (baud_tick) begin
60             // Sample in the middle of the stop bit
61             if (rx_sync) begin // Valid stop bit
(high)
62                 data <= shift_reg; // Update output
data
63             end
64             state <= IDLE; // Return to idle
state
65         end
66     end
67 endcase
68 end
69 end
70 endmodule

```

Listing 2: UART Receiver Implementation

3.4 UART Receiver Description

The UART receiver module converts the serial bit stream back into parallel data. It employs a finite state machine (FSM) approach to detect and process incoming UART frames.

3.4.1 Module Parameters and Signals

- **clk**: System clock input
- **rst**: Active high reset signal
- **rx**: Serial input line where data is received
- **baud_tick**: Timing signal that pulses at the baud rate
- **data[7:0]**: 8-bit parallel data output

3.4.2 Internal Registers

- **bit_index[3:0]**: Tracks the current bit position during reception
- **shift_reg[7:0]**: 8-bit shift register that accumulates received data bits
- **state[1:0]**: Current state of the receiver FSM
- **rx_sync**: Synchronized version of the rx input (prevents metastability)

3.4.3 Finite State Machine States

- **IDLE (0)**: Waiting for a start bit (falling edge on rx line)
- **START (1)**: Verifying the start bit by sampling in its middle
- **DATA (2)**: Receiving and storing the 8 data bits
- **STOP (3)**: Verifying the stop bit and updating the output data

3.4.4 Operation Flow

1. **Reset Condition**: All registers are initialized to their default values.
2. **IDLE State**: The receiver waits for a falling edge on the rx line, indicating a potential start bit.
3. **START State**: After detecting a falling edge, the receiver waits for one baud interval to sample in the middle of the start bit:
 - If the sampled bit is low (0), it confirms a valid start bit and moves to DATA state
 - If the sampled bit is high (1), it was a false trigger and returns to IDLE state
4. **DATA State**: The receiver samples each data bit at the baud rate:
 - Each sampled bit is stored in the shift register at the appropriate position
 - After receiving all 8 data bits, it transitions to STOP state
5. **STOP State**: The receiver samples the stop bit:
 - If the stop bit is valid (high), the received data is transferred to the output
 - Regardless of stop bit validity, the receiver returns to IDLE state to await the next frame

3.5 UART Transceiver

```

1  'timescale 1ns / 1ps
2  module invert_uart_transceiver_test #(
3  parameter CLK_FREQ  = 50000000,      // System clock frequency in Hz
4  parameter BAUD_RATE = 115200         // UART baud rate in bits/second
5  )(
6  input  wire      clk,                // System clock
7  input  wire      rst_n,              // Active LOW reset (KEY0)
8  input  wire      key1_n,             // Active LOW transmit trigger (KEY1
9  )
10 output wire      txd,                // UART transmit line
11 input  wire      rxd,                // UART receive line
12 output wire [7:0] rx_data,           // Received data output
13 output wire [7:0] leds,              // LED display of received data
14 output wire [6:0] seg                // 7-segment display output
15 );
16 wire rst = ~rst_n;                  // Convert active-low to active-high
17     reset
18 wire key1 = ~key1_n;                // Convert active-low to active-high
19     key
20
21 wire baud_tick;                     // Baud rate timing signal
22 reg [15:0] baud_cnt = 0;             // Baud rate counter
23 reg tx_start;                       // Transmission trigger
24 reg [7:0] tx_data = 8'h05;           // Data to transmit (0x05 = 5)
25
26 // Key debounce and edge detection
27 reg [2:0] key1_sync;                 // Synchronizer registers
28 wire key1_pressed;                  // Edge detection output
29
30 // Synchronize key input to prevent metastability
31 always @(posedge clk) begin
32     key1_sync <= {key1_sync[1:0], key1};
33 end
34
35 // Detect falling edge (button press)
36 assign key1_pressed = (key1_sync[2:1] == 2'b10);
37
38 // Baud rate generator
39 // Divides the system clock to generate timing for UART operations
40 always @(posedge clk or posedge rst) begin
41     if (rst)
42         baud_cnt <= 0;                // Reset counter
43     else if (baud_cnt == (CLK_FREQ / BAUD_RATE - 1))
44         baud_cnt <= 0;                // Reset at terminal count
45     else
46         baud_cnt <= baud_cnt + 1;     // Increment counter
47 end
48
49 // Generate tick at baud rate
50 assign baud_tick = (baud_cnt == 0);
51
52 // Trigger transmission on key press (falling edge)
53 always @(posedge clk or posedge rst) begin
54     if (rst)
55         tx_start <= 0;                // Reset transmission trigger
56     else

```

```
54         tx_start <= key1_pressed;    // Set trigger on key press
55 end
56
57 // Instantiate UART transmitter
58 uart_tx transmitter (
59     .clk(clk),
60     .rst(rst),
61     .start(tx_start),
62     .data(tx_data),
63     .baud_tick(baud_tick),
64     .tx(txd)
65 );
66
67 // Instantiate UART receiver
68 uart_rx receiver (
69     .clk(clk),
70     .rst(rst),
71     .rx(rxd),
72     .baud_tick(baud_tick),
73     .data(rx_data)
74 );
75
76 // Connect received data to LEDs for visual feedback
77 assign leds = rx_data;
78
79 // Instantiate 7-segment decoder to display lower 4 bits of received
    data
80 binary_to_7seg seg_decoder (
81     .data_in(rx_data[3:0]),
82     .data_out(seg)
83 );
84 endmodule
```

Listing 3: UART Transceiver Integration

3.6 UART Transceiver Description

The UART transceiver module integrates the transmitter and receiver modules into a complete communication system with the necessary support circuitry.

3.6.1 Parameterization

The module is parameterized to allow for different clock frequencies and baud rates:

- **CLK_FREQ**: System clock frequency in Hz (default: 50 MHz)
- **BAUD_RATE**: UART baud rate in bits per second (default: 115,200 bps)

3.6.2 Key Components

1. Baud Rate Generator:

- Divides the system clock to generate precise timing for UART operations
- Uses a counter that cycles at the baud rate: $\text{CLK_FREQ} / \text{BAUD_RATE}$
- Generates a single-cycle pulse (baud_tick) at the baud rate

2. Key Input Processing:

- Synchronizes the active-low key input to the system clock domain
- Detects the falling edge of the key input (button press)
- Generates a single-cycle tx_start pulse to trigger data transmission

3. UART Transmitter Integration:

- Connects to the top-level txd output
- Triggered by key1 button press
- Transmits a predefined data value (0x05)

4. UART Receiver Integration:

- Connects to the top-level rxd input
- Outputs received data to the rx_data port

5. Output Display:

- Routes received data to LEDs for visual monitoring
- Connects the lower 4 bits to a 7-segment display via decoder

3.7 Binary to 7-Segment LED Display

```

1 module binary_to_7seg (
2   input  [3:0] data_in,      // 4-bit binary input
3   output [6:0] data_out     // 7-segment display output
4 );
5 reg [6:0] lut_7seg [0:15]; // Look-up table for segment patterns
6 reg [6:0] seg_val;         // Selected segment pattern
7
8 // Assign output from internal register
9 assign data_out = seg_val;
10
11 always @(*) begin
12   // Look-up table initialization for decimal digits 0-9
13   // Segment order: abcdefg (1 = segment ON)
14   lut_7seg[0] = 7'b0111111; // Digit 0
15   lut_7seg[1] = 7'b0000110; // Digit 1
16   lut_7seg[2] = 7'b1011011; // Digit 2
17   lut_7seg[3] = 7'b1001111; // Digit 3
18   lut_7seg[4] = 7'b1100110; // Digit 4
19   lut_7seg[5] = 7'b1101101; // Digit 5
20   lut_7seg[6] = 7'b1111101; // Digit 6
21   lut_7seg[7] = 7'b0000111; // Digit 7
22   lut_7seg[8] = 7'b1111111; // Digit 8
23   lut_7seg[9] = 7'b1101111; // Digit 9
24
25   // Blank display for values 10-15 (A-F not implemented)
26   lut_7seg[10] = 7'b0000000;
27   lut_7seg[11] = 7'b0000000;
28   lut_7seg[12] = 7'b0000000;
29   lut_7seg[13] = 7'b0000000;

```

```

30 lut_7seg[14] = 7'b00000000;
31 lut_7seg[15] = 7'b00000000;
32
33 // Select pattern based on input value
34 seg_val = lut_7seg[data_in];
35 end
36 endmodule

```

Listing 4: 7-Segment Display Decoder

3.8 7-Segment Display Decoder Description

The binary to 7-segment decoder converts a 4-bit binary value into the corresponding pattern for a 7-segment display.




Figure 2: 7-Segment Display Segment Labeling

3.8.1 Implementation Details

- Uses a look-up table approach for efficient implementation
- Each 7-bit pattern represents the state of segments a through g (1 = segment ON)
- Patterns are defined for decimal digits 0-9
- Values 10-15 (A-F) are not implemented and display blank
- The module is purely combinational with no clock or reset inputs

4 Testbench

```

1 'timescale 1ns / 1ps
2 module tb_invert_uart_transceiver_test();
3 // Parameters
4 parameter CLK_FREQ = 50000000; // 50 MHz system clock
5 parameter BAUD_RATE = 115200; // 115,200 bps baud rate
6 parameter BAUD_TICK_PERIOD = 1_000_000_000 / BAUD_RATE; // Period in ns
7
8 // Testbench signals
9 reg clk = 0; // System clock
10 reg rst_n = 0; // Active-low reset
11 reg key1_n = 1; // Active-low transmit trigger
12 wire txd; // UART transmit line
13 wire rxd; // UART receive line
14 wire [7:0] rx_data; // Received data

```

```

15 wire [7:0] leds; // LED outputs
16
17 // Clock generation - 50 MHz (20 ns period)
18 always #10 clk = ~clk;
19
20 // Instantiate Device Under Test (DUT)
21 invert_uart_transceiver_test #(
22     .CLK_FREQ(CLK_FREQ),
23     .BAUD_RATE(BAUD_RATE)
24 ) dut (
25     .clk(clk),
26     .rst_n(rst_n),
27     .key1_n(key1_n),
28     .txd(txd),
29     .rx(rxd), // Loopback connection
30     .rx_data(rx_data),
31     .leds(leds)
32 );
33
34 // Create loopback by connecting txd to rxd
35 assign rxd = txd;
36
37 // Test sequence
38 initial begin
39     // Initialize and apply reset
40     rst_n = 0; // Assert reset
41     key1_n = 1; // Release key
42     #100; // Wait 100 ns
43     rst_n = 1; // Deassert reset
44     #1000; // Wait 1000 ns for stabilization
45
46     // Press KEY1 to start transmission
47     key1_n = 0; // Press button (active low)
48     #40; // Hold for 40 ns
49     key1_n = 1; // Release button
50
51     // Wait for full transmission and reception cycle
52     // ~12 bit times at baud rate (including start and stop bits)
53     #(BAUD_TICK_PERIOD * 12 * 1000);
54
55     // Display results
56     $display("Received data: %h", rx_data);
57     $display("LEDs: %b", leds);
58
59     // End simulation
60     #100;
61     $stop;
62 end
63 endmodule

```

Listing 5: UART Transceiver Testbench

4.1 Testbench Description

The testbench provides a controlled environment to verify the functionality of the UART transceiver implementation. It simulates both the transmitter and receiver operations in a loopback configuration.

4.1.1 Testbench Structure

- **Parameter Definition:** Sets the clock frequency and baud rate, and calculates the baud period in nanoseconds for timing calculations
- **Signal Declaration:** Defines all necessary signals to interface with the DUT
- **Clock Generation:** Creates a 50 MHz clock signal with 20 ns period
- **DUT Instantiation:** Creates an instance of the UART transceiver with proper parameter passing
- **Loopback Connection:** Connects the txd output directly to the rxd input to enable self-testing

4.1.2 Test Sequence

1. **Initialization:** Applies a 100 ns reset pulse to initialize all internal registers
2. **Stabilization:** Waits an additional 1000 ns for the system to stabilize
3. **Transmission Trigger:** Simulates a button press by asserting key1_n for 40 ns
4. **Observation Period:** Waits long enough for a complete UART frame transmission and reception
5. **Result Reporting:** Displays the received data in both hexadecimal and binary formats

The testbench uses a loopback configuration where the transmitter output is directly connected to the receiver input. This allows testing the entire communication path without requiring a second UART device. The test verifies that data sent by the transmitter (0x05) is correctly received by the receiver and displayed on the outputs.

5 Simulation Results

The simulation waveform shows the complete UART transmission and reception process in the loopback configuration.




Figure 3: UART simulation waveform

5.1 Waveform Analysis

The key signals in the simulation waveform can be interpreted as follows:

1. **txd Signal:** The transmitter output shows the complete UART frame:
 - Idle state (high) before transmission
 - Start bit (low) to initiate the frame
 - 8 data bits (in this case, representing $0x05 = 00000101$, sent LSB first)
 - Stop bit (high) to complete the frame
 - Return to idle state (high)
2. **rx_d Signal:** Mirrors the txd signal due to the loopback connection
3. **rx_data Signal:** Shows the received data value ($0x05$) after the complete frame has been processed
4. **key1_n and tx_start Signals:** Show the button press and resulting transmission trigger
5. **baud_tick Signal:** Shows the periodic timing pulses used to clock the UART operations

The simulation confirms that the data is correctly transmitted and received, verifying the proper operation of both the transmitter and receiver modules and their integration in the transceiver.

6 FPGA Implementation

6.1 Pin Assignments

The following pin assignments were used to connect the UART transceiver to the physical pins on the DE0-Nano FPGA board:

Node Name	Direction	Location	I/O Bank	VREF Group	Jitter Location	I/O Standard	Reserved	Jitter
clk	Input	PIN_R8	3	B3_N0	PIN_R8	2.5 V		8mV
key1_n	Input	PIN_E1	1	B1_N0	PIN_E1	2.5 V		8mV
leds[7]	Output	PIN_L3	2	B2_N0	PIN_L3	2.5 V		8mV
leds[6]	Output	PIN_B1	1	B1_N0	PIN_B1	2.5 V		8mV
leds[5]	Output	PIN_F3	1	B1_N0	PIN_F3	2.5 V		8mV
leds[4]	Output	PIN_D1	1	B1_N0	PIN_D1	2.5 V		8mV
leds[3]	Output	PIN_A11	7	B7_N0	PIN_A11	2.5 V		8mV
leds[2]	Output	PIN_B13	7	B7_N0	PIN_B13	2.5 V		8mV
leds[1]	Output	PIN_A13	7	B7_N0	PIN_A13	2.5 V		8mV
leds[0]	Output	PIN_A15	7	B7_N0	PIN_A15	2.5 V		8mV
rst_n	Input	PIN_J15	5	B5_N0	PIN_J15	2.5 V		8mV
rx_data[7]	Output				PIN_J1	2.5 V ...fault		8mV
rx_data[6]	Output				PIN_C3	2.5 V ...fault		8mV
rx_data[5]	Output				PIN_C2	2.5 V ...fault		8mV
rx_data[4]	Output				PIN_G5	2.5 V ...fault		8mV
rx_data[3]	Output				PIN_C11	2.5 V ...fault		8mV
rx_data[2]	Output				PIN_A14	2.5 V ...fault		8mV
rx_data[1]	Output				PIN_E11	2.5 V ...fault		8mV
rx_data[0]	Output				PIN_F9	2.5 V ...fault		8mV
rxd	Input	PIN_B6	8	B8_N0	PIN_B6	2.5 V		8mV
seg[6]	Output	PIN_E6	8	B8_N0	PIN_E6	2.5 V		8mV
seg[5]	Output	PIN_D8	8	B8_N0	PIN_D8	2.5 V		8mV
seg[4]	Output	PIN_F8	8	B8_N0	PIN_F8	2.5 V		8mV
seg[3]	Output	PIN_E9	7	B7_N0	PIN_E9	2.5 V		8mV
seg[2]	Output	PIN_D9	7	B7_N0	PIN_D9	2.5 V		8mV
seg[1]	Output	PIN_E10	7	B7_N0	PIN_E10	2.5 V		8mV

Figure 4: Pin Planner Configuration

6.2 Pin Assignment Details

6.3 Hardware Setup

For the hardware implementation, two DE0-Nano FPGA boards were connected as follows:

1. Board-to-Board Connection:

- TXD pin of Board 1 connected to RXD pin of Board 2
- TXD pin of Board 2 connected to RXD pin of Board 1
- GND pins of both boards connected together

2. Power Supply: Both boards powered via USB connection

3. Control Interface: Push buttons (KEY0 and KEY1) used for reset and transmission trigger

4. Output Display: On-board LEDs and external 7-segment display used to visualize received data

Signal Name	FPGA Pin	Description
clk	PIN_R8	50 MHz system clock
rst_n	PIN_J15	KEY0 (Reset button)
key1_n	PIN_E1	KEY1 (Transmit trigger)
txd	PIN_A3	UART transmit line (GPIO_0)
rx_d	PIN_B3	UART receive line (GPIO_0)
leds[0]	PIN_A15	LED0 (LSB of received data)
leds[1]	PIN_A13	LED1
leds[2]	PIN_B13	LED2
leds[3]	PIN_A11	LED3
leds[4]	PIN_D1	LED4
leds[5]	PIN_F3	LED5
leds[6]	PIN_B1	LED6
leds[7]	PIN_L3	LED7 (MSB of received data)
seg[0]	PIN_C14	7-segment display segment a
seg[1]	PIN_E15	7-segment display segment b
seg[2]	PIN_C15	7-segment display segment c
seg[3]	PIN_C16	7-segment display segment d
seg[4]	PIN_E16	7-segment display segment e
seg[5]	PIN_D17	7-segment display segment f
seg[6]	PIN_C17	7-segment display segment g

Table 1: FPGA Pin Assignments

Resource Type	Used	Available	Utilization
Logic Elements	98	22,320	1%(less)
Registers	47	22,320	1%(less)
Memory Bits	0	608,256	0%
PLLs	0	4	0%

Table 2: FPGA Resource Utilization

6.4 Resource Utilization

The UART transceiver implementation requires minimal FPGA resources: The implementation is very resource-efficient, using less than 1

7 Practical Demonstration

7.1 Verification Methodology

The UART implementation was verified through a series of tests:

1. **Simulation Testing:** Initial verification through ModelSim/Quarta simulation with loopback configuration
2. **Single-Board Testing:** Implementation on a single FPGA board with loopback connection (TXD to RXD)

3. **Two-Board Communication:** Connection of two FPGA boards to demonstrate bidirectional communication
4. **Visual Verification:** Observation of received data on LEDs and 7-segment displays

7.2 Test Scenarios

Several test scenarios were implemented to verify different aspects of the UART communication:

1. **Fixed Data Transmission:** Sending the predefined value (0x05) to verify basic operation
2. **Bit Pattern Testing:** Sending various bit patterns (0x55, 0xAA, 0xFF, 0x00) to check all possible bit transitions
3. **Continuous Transmission:** Repeatedly sending data to verify sustained operation
4. **Reset Recovery:** Testing the system's ability to recover from mid-frame resets

7.3 Results and Observations

All test scenarios were successfully completed with the following observations:

- **Transmission Reliability:** The UART transceiver reliably transmitted and received data in all test scenarios.
- **Visual Verification:** The received data was correctly displayed on the LEDs and 7-segment display, confirming proper operation.
- **Timing Stability:** No timing issues or data corruption was observed during extended operation.
- **Reset Recovery:** The system correctly returned to idle state after reset and was ready for new transmissions.

8 Sustainability and Future Enhancements

8.1 Design Sustainability

The current UART implementation is designed with sustainability in mind:

1. **Modularity:** The design is divided into distinct modules (transmitter, receiver, 7-segment decoder) that can be reused independently.
2. **Parameterization:** Key parameters like clock frequency and baud rate are configurable, allowing adaptation to different requirements.
3. **Documentation:** Comprehensive documentation of the design, implementation, and testing process ensures maintainability.

4. **Verification Infrastructure:** The testbench provides a reusable framework for testing modifications or enhancements.

8.2 Potential Enhancements

The current implementation can be extended in several ways:

1. **Parameterizable Data Width:** Modify the design to support different data widths (7, 8, or 9 bits).
2. **Parity Support:** Add optional parity bit generation and checking for error detection.
3. **Multiple Stop Bits:** Support configurable number of stop bits (1, 1.5, or 2).
4. **FIFO Buffers:** Add transmit and receive FIFOs to handle bursts of data.
5. **Baud Rate Detection:** Implement automatic baud rate detection for the receiver.
6. **Error Detection:** Add framing error and noise detection capability.
7. **Flow Control:** Implement hardware flow control (RTS/CTS) for reliable data transfer.

8.3 Implementation of Enhancements

To implement these enhancements, the following modifications would be required:

1. **Parameterizable Data Width:**

```

1 // Add data width parameter
2 parameter DATA_WIDTH = 8,
3 // Modify shift register and bit counter width
4 reg [DATA_WIDTH-1:0] shift_reg;
5 reg [log2(DATA_WIDTH+2)-1:0] bit_index;

```

2. **Parity Support:**

```

1 // Add parity parameters
2 parameter USE_PARITY = 0,
3 parameter PARITY_EVEN = 1,
4
5 // Calculate parity bit
6 wire parity = PARITY_EVEN ? ^data : ~^data;
7
8 // Include parity in frame
9 shift_reg <= USE_PARITY ?
10     {1'b1, parity, data, 1'b0} :
11     {1'b1, data, 1'b0};

```

3. **FIFO Buffers:**

```
1 // Define FIFO module
2 module uart_fifo #(
3     parameter WIDTH = 8,
4     parameter DEPTH = 16
5 ) (
6     input wire clk,
7     input wire rst,
8     input wire [WIDTH-1:0] data_in,
9     input wire write,
10    output wire [WIDTH-1:0] data_out,
11    input wire read,
12    output wire empty,
13    output wire full
14 );
15     // FIFO implementation
16     // ...
17 endmodule
```

9 Learning Outcomes

Through this UART implementation project, several key learning outcomes were achieved:

1. **Digital Design Skills:** Practical application of synchronous digital design principles, including state machines and timing considerations.
2. **Protocol Implementation:** Understanding and implementation of a standard communication protocol (UART).
3. **FPGA Development:** Experience with the complete FPGA development flow, from design and coding to simulation, synthesis, and hardware verification.
4. **System Integration:** Integration of multiple digital components into a cohesive system.
5. **Hardware Debugging:** Practical experience in debugging hardware designs using simulation and physical testing.
6. **Documentation:** Development of technical documentation skills for complex digital systems.

10 Conclusion

The UART transceiver was successfully implemented on the DE0-Nano FPGA board, meeting all the project objectives:

1. A complete UART transceiver was designed and implemented with both transmitter and receiver functionality.
2. The implementation was verified through simulation, showing correct protocol behavior and timing.

3. Hardware communication between two FPGA boards was demonstrated, proving the practical applicability of the design.
4. Visual verification through LEDs and 7-segment displays confirmed the correct operation of the system.
5. The modular and parameterized design provides a sustainable foundation for future enhancements.

This project provided valuable hands-on experience with digital design, FPGA implementation, and communication protocols, reinforcing theoretical concepts with practical application. The resulting UART implementation is a reusable component that can serve as a building block for more complex digital systems requiring serial communication capabilities.

11 References

1. Altera DE0-Nano Development and Education Board, Terasic Technologies Inc.
2. "UART Protocol and Interface," Electronic Industries Association (EIA) Standard RS-232.
3. Quartus Prime Design Software, Intel FPGA.
4. ModelSim-Altera Simulation Tool, Intel FPGA.
5. "Digital Design with Hardware Description Languages," Frank Vahid, Roman Lysecky.
6. "FPGA Prototyping By Verilog Examples," Pong P. Chu.

12 Appendix

12.1 Timing Calculations

For a system clock of 50 MHz and a baud rate of 115,200 bps:

$$\text{Baud Rate Divisor} = \frac{\text{System Clock}}{\text{Baud Rate}} = \frac{50,000,000}{115,200} = 434.03 \quad (1)$$

Using a divisor of 434:

$$\text{Actual Baud Rate} = \frac{\text{System Clock}}{\text{Divisor}} = \frac{50,000,000}{434} = 115,207.37 \text{ bps} \quad (2)$$

This gives a baud rate error of:

$$\text{Error} = \frac{115,207.37 - 115,200}{115,200} \times 100 = 0.0064 \quad (3)$$

This error is well within the acceptable range for UART communication (typically ± 5

12.2 Complete Project Files

The complete project includes the following files:

- `uart_tx.v` - UART transmitter module
- `uart_rx.v` - UART receiver module
- `invert_uart_transceiver_test.v` - Top-level transceiver module
- `binary_to_7seg.v` - 7-segment display decoder
- `tb_invert_uart_transceiver_test.v` - Testbench
- `uart_project.qpf` - Quartus project file
- `uart_project.qsf` - Quartus settings file (including pin assignments)
- `uart_transceiver.sdc` - Timing constraints file