CS & IT

ENGINEERING

Computer Organization

& Architecture

1500 Series



Lecture No. - 04



Recap of Previous Lecture







Topic

Expand Opcode Techniue

Topic

ALU Data Path

Topic


Micro Operation & Micro Program

Topic

Control Unit




Topics to be Covered











Min. 2 Marks PIPELINE (3-4 Marks)

-> PIPELINE CONCEPT (ET, Speed up efficiency)
Factoric Throughput)

- Timing Diagram.

- PIPELINE HAZARDS.



PIPELINE HAZARDS

LO Structural Hazards
LO Data Hazards
LO Control Hazards.



A five-stage pipeline has stage delays of 100, 120, 125, 95 and 90 nanoseconds. The register that are used between the pipelined stages have a delay of 5 nano seconds. The total time to execute 500 independent instruction on this pipeline, assuming no pipeline stalls, is ___(nanoseconds, upto 1 decimal)

[MSQ]



2 The performance of a pipelined processor has no effect if:



The pipeline stages share hardware resources. - Stocked Des.



The pipelined stages have different delays. - Control Deb.



The consecutive instruction are dependent on one another. 3 Data Dependency



None of these.





The Penformance of Pipeline effect Due to

- 1) Structural Horzand Dependency => Regarde Conflict
 Share the HIW Resource
 at Some time.
 - 2) Data Dependency = Consecutive Ing" Depand the Result
- 3 Control Dependency => Branch open at ma Different Delay.



A 5-stage pipeline runs at 1 GHz. The pipeline can overlap all the instructions except branch instructions. Branch instructions incur 1 stall. If 25% instructions are branches, throughput of the system in MIPS (Million Instruction Per Second) is

$$RTF = 25.1$$

 $Stall = 1$
 $#Stall Dust' = .25 \times 1 = .25$.



Ang Instr ET = (1+ # Stalls/Instr) X Cycle time

7 (1+.25) X Ingec

ET = 1.25 ngec


Throughput = = = = = = = 1.25 × 109

= 1000 × 106 = 800 × 106 Ingt | see 1.25 = (800 MIPS) Ang

[MCQ]



#Q. W The stage delay in a 5-stage pipeline is 400, 600, 500, 400, and 200 respectively in picoseconds. The second stage with delays 600 picoseconds in replaced with functionality equivalent design involving two stages 400 and 200 picoseconds. What is the percentage increase in throughput?



OLD Design tp= max (400, 600, 500, 400, 200)

tp= 600

Throughput as = 500

New Design

tp= max (400, 400, 200, 500, 400, 200)


to= soonsec Thoughtul new = 500

$$=\frac{6-5}{30}\times 5=\frac{5}{20.1}$$

[MCQ]



#Q. A pipeline P operating at 400 MHz has a speed up factor of 6 and operating at 70% efficiency. How many stages are there in pipeline?






#Q.6. An 8-stages perfectly balanced instruction pipeline has -cycle-time overhead. If 35% of the instruction in 4 pipeline stall cycles, the speedup achieved with respect to non-piped execution when an application is executing on this 8-stage pipeline is 323 from

Mg (3.33).





Consider the following Pipeline used to execute the program which contain 700 Instructions.




The execution time (in nano second) of the program

is .





Consider the following Pipeline used to execute the program which contain 700 Instructions.



The execution time (in nano second) of the program

$$K=5$$

$$ET = (c + (n-1)) + p$$



A pipelined processor uses a 4 stage instruction pipeline with the following stages: instruction fetch (IF) instruction decode (ID), execute (EX) and write back (WB). The arithmetic operation as well as the local and store operation are carried out in the EX-stage.

Consider the following sequence of instruction:

	meaning.					
I_1 :	ADD	R ₄ , R ₀ , R ₁ :	$R_4 \leftarrow R_0 + R_1$			
I ₂ :	MUL	R ₅ , R ₄ , R ₂ :	$R_5 \leftarrow R_4 * R_2$			
I ₃ :	ADD	R ₇ , R ₄ , R ₅ :	$R_7 \leftarrow R_4 + R_5$			
I ₄ :	LOAD	R_6 , $M(R_5)$:	$R_6 \leftarrow M(R_5)$			
I ₅ :	MUL	R ₄ , R ₇ , R ₇ :	$R_4 \leftarrow R_7 * R_7$			
I ₆ :	STORE	$M(R_6) R_4$;	$M[R_6] \leftarrow R_4$			
I ₇ :	BNE	R ₄ R ₆ I ₂ ;	If $(R_4 \neq R_6)$ then I_2			

The number of read-after-write (RAW) dependencies in the sequence of instructions are (9) Me



#Q**®**

A pipelined processor uses a 4 stage instruction pipeline with the following stages: instruction fetch (IF) instruction decode (ID), execute (EX) and write back (WB). The arithmetic operation as well as the local and store operation are

carried out in the EX-stage.

Consider the following sequence of instruction:

			Meaning.	U 12-11	
I ₁ :	ADD	R ₄ , R ₀ , R ₁	$R_4 - R_0 + R_1$	@ I3-I2	
I ₂ :	MUL	R ₅ , R ₄ , R ₂	$R_5 = R_4 * R_2$	3 I3- I,	
I ₃ :	ADD	R ₇ , R ₄ , R ₅	$R_7 = R_4 + R_5$	Q Iy- Iz	21.
I ₄ :	LOAD	R_6 , $M(R_5)$	$R_6 \leftarrow M(R_5)$	(5) Is- I3 (6)	1)1000
I ₅ :	MUL	R ₄ , R ₇ , R ₇ :	$R_1 \leftarrow R_7 * R_7$	@ T6-I5	
I ₆ :	STORE	$M(R_6) R_4;$	$M[R_6] \rightarrow R_4$	(1) Tr - Tr	
I ₇ :	BNE	R ₄ R ₆ I ₂ ;	If $(R_4 \neq R_6)$ then I_2	9 In - It	

The number of read-after-write (RAW) dependencies in the sequence of instructions are (9) Me





Consider a pipeline with IF, ID and WB stages taking 1 clock cycle each. The EX stage takes 2 clock cycle for any arithmetic operation and 3 clock cycle for store operation. Operand forwarding from the Ex to ID stage is used for the below set of instruction sequence.

ADD,
$$R_2 \leftarrow R_0$$
, R_1 , $R_2 \leftarrow R_0 + R_1$,
MUL, $R_4 \leftarrow R_2$, R_3 , $R_4 \leftarrow R_2 \times R_3$
SUB, $R_5 \leftarrow R_2$, R_4 , $R_5 \leftarrow R_2 - R_4$

STORE R_5 , x, store the content of M [X] to register R_5 The number of clock cycles required to complete the sequence of instruction is?





Consider a pipeline which is operating with a 1.8 GHz frequency contain 8 stages. Pipeline allow overlapping of all the instruction except branch instruction. Processor stop fetching of a sequential instruction after the branch instruction until the outcome is known. All the instruction output is available at the end of execution [Last Stage]. Program contain 40% branch instruction, among them 60% are conditional branch in which 40% instruction does not satisfy the condition (when condition is false) then the following instruction are overlapped then what is the average instruction execution time (in nano seconds) ____? (upto 2 decimal point)





The instruction pipeline of RISC processor has the following stages: Instruction fetch (IF), Instruction Decode(ID), Operand Fetch (OF), Perform Operation (PO), and Write Back (WB). The IF, ID, OF and WB stage takes 1 clock cycle each for every instruction. Consider a sequence of 100 instruction. In the PO stage 50 instruction takes 6 clock cycle each, 30 instruction takes 5 clock cycle and 20 instruction takes 3 clock cycle. Assume that there is no Data Hazard and no control Hazard. Then number of clock cycle required for completion of execution of the sequence of instruction is 514 from

Ag(514)

Stage. CPI =1



PO

Extra Cycle

50 6 Cycle

5 cycle

30 5

y cycle

20 3

2 Cycle

Stally - 50x5+30x4+20x2

7250+120+40

=) 410



Pw

IF, ID, OF, PO, WR

k=5, n=100.

PO

Stage.

50 6

30 5

20 3

IF ID OF WB + PO

7 1+1+1+1 + (SOX6+30X2+50X3)

=) 4+ (300+150+60)

34+510

= 514 nger Ang

[MCQ]





Consider a hypothetical processor with five pipeline stages (IF, ID, EX, MEM, WB) perfectly balanced & clock cycle time 11 nsec. With the following branch frequencies:

Jump and calls-25%

Conditional branches -30%

Taken conditional branch - 60%

Un-conditional & conditional branches are resolved at the end of fifth and sixth stage respectively processor always executes the branch successor regradless of target and flushes the pipeline if branch is taken. What is the throughput (in million instructions per second) of the system?











We have two design D₁ and D₂ for a synchronous pipeline processor. D₁ has 6 pipeline stages with execution times of 5ns, 3ns, 6ns, 4ns, 5ns, and 2ns. While the design D₂ has 8 pipeline stage each with 3ns execution time. How much time can be saved using design D₂ over design D₁ for executing 200 instructions 609 Mg.

 $D_1 \Rightarrow k = 6$ $t_P = 6 \text{ My } n = 200$ $ET_{01} = \left(k + (n-1)\right) + p$ $= \left(6 + \left(200 - 1\right)\right) \times 6$ $= 205 \times C$ = 1230 MBC

Design D2 k=8, tp=3rge(, n=20) $Elo_2=(k+(n-1))+tp$ $=(8+(200-1))\times3$ =(62/18)

1230. 621 609) Ang



Consider a 5-stage pipeline processor. The number of cycles needed by four instructions I_1 , I_2 , I_3 , I_4 in stage S_1 , S_2 , S_3 , S_4 and S_5 is shown below:

	S_1	S_2	S_3	S_4	S ₅
I_1	2	2	1	2	3
I_2	1	1	2	1	2
I_3	1	3	1	1	1
I ₄	1	1	1	1	1

What is the number of cycles needed to execute instruction i=1 completely for first iteration, for the below loop?

```
for(i = 1 to 2) 
 \{I_1; I_2; I_3; I_4; \}
```



Consider a hypothetical 6 stage pipeline processor. Let P is the probability of an instruction being a branch. What must be value of p such that speed up factor is at least 5. Also assume each stage takes 1 cycle to perform its task and branch predicted on fifth stage of the pipeline is (0.05) (upto 2 decimal)

Ang (0.05)

places) $B_{P} = 5 - 1 = (4) \quad R.P = P$ S = PIPE UNE Debtn (#Stays) (1 + #Stalls | Instr) (1 + (B.IFKRP)) $= \frac{6}{1 + P \times 4} \ge 5$

$$\frac{3}{1+4P} = \frac{6}{1+4P} = \frac{5}{1+4P}$$

$$\frac{1+4P}{1+4P} = \frac{5}{1+4P}$$



2 mins Summary









Pipeline

Topic

Topic

Pipeline Hazards



THANK - YOU