COMPUTER SCIENCE



Computer Organization and Architecture

ALU & Control unit



Lecture_01

Vijay Agarwal sir





Micro Operation



- 18 Introduction of COA
- 1 18 MIC Instruction & AM'S
- 18) Floating Point Representation.
 - (9) Micro operation, Program. Data PATH. Control Unit



Micro Operation, Micro Program. Data Path, Control Unit



Micro operation.

Instruction aude.

1 Fetch Cycle

Execute cycle

Dewde

Execute.



Fetch cycle: To Fetch the Inst Grom Memory to CPU (IR).

Wickshappen (

PC -> MAR

MAR -> Memory

memory -> MBR

MBR ->(IR)



Morking


Structure of Computer

Component of the Computer

1 Memory

2 CPU


3 T10



Structure of Computer

CPU org.

Registers
A LU
Control Unit




MAR AR: Connected to the Address line of the System Bus.

MBR MDR DR: Connected to the Data line of the System Bus.

System BUS: Which Provide the Communication between Major Component of the Computer (CPU, Ilo. Mernagy).

Structure of Computer



Component of Compute



Memory
Register

ALU
Timing Signals Control signals
- Flags(PSW)

Owwww Bus.



CPU Regristery ALU Controlunit

PC MAR MBR IR AC SP PSW


Register: [Flip Flop]: Callection of bits | Sequence of bits stored in Flip-Flop.

Register is Temporory Storage.

Repisters = up Inc cir -> Special Purpose Repister (GPR) -> General Purpose Repister (SPR). D: Load

INC: Increment (Binosy Gunter)

CLR: Clean.



Contral Unit Timing Signal & Control Signal.

Timing Signal: To execute the obseration [each & every thing?]
in Prober Sequence.

Conditate]


Control Unit: How 4

(eg) (D) Fetch 2 Decode 12 Execute.

tetch TI: PC -> MAR Tz: mcmar) -> memony mem -> MBR MBR-JIR.

(B) Non Technical example IV · Regult M: Envellement I. envolument (Repistration) (Repistration) VTS: Admit Carrel III - Exam writing 13: Exam worting II. Admit Cood. My: Regult.

WHY Common Bus?



20 = 200H Connections.

So the Solution instead ab Using 200+ Connection & Connect all Component to 0 Common Bus (Internal Bus).

But only 2 Parts [2 component] Can Communicate At a time.

(Which Part (component) communicate, by that Control signal is Required.


Working at Reguister:

RA -> RB

4 Repristor RA, RR, Rc & RD. Each Repristor Size = 4bit



Bus System for four registers





The Number of Multiplexer= Number of bits in the Register.

Size of multiplexen = (Number) of Registers.

(eg) 4 Registery 2 each Register size is 4 bits
then Number of Multiplexen = 4
Size of Multiplexer = 4x1 = 4

1 It we have 32 Register & Eoun Register Size 19 8 bit them

Number at Multiplexex (MUX) = 8 (#bits in the Regrister)

Size of MUX = 32 (32X1) (Number of Refrister).

Note

If we have in Registers & each Register

Size is 'N' bits then

Number of MUX = N(#bits in Register)

Size of MUX = M (MXI) (#Repister).

(a) 4 Register A, B, C&D.

can Register Size is 4 bits.


The Number of Multiplexer= Number of bits in the Register.


Size of multiplexen = Number of Registery.

(eg) u registery 2 each Register size is 4 bits then Number of Multiplexen = 4 Size of Multiplexer = 4xxxxxy




Bus System for four registers












Bus System for four registers



RA -> RB.

Registed A: 00 => 'O'(A)




Function Table for Bus of Fig.

S ₀	Register selecte	d
0	B (B3	2 Az A1
1	B IR	BB.
0	C 100	1 C2 C1
1	D	2D2Di



Function Table for Bus of Fig.

S_1	S_{0}	Register selected
0	0	A
0	1	В
1	0	C
1	1	D





How Data is Transferred?

Register A to Register B

RAOUT RBin

RA -> RB. RAOUT RBin

Process:

Register A Content given to the MUX (Multiblexen)

MUX to Common Bus them

Common Bus to Load into Registen B. [R8].



OD Means input '9' will be select across all MUX.

10 means input '2' will be select across all MUX.


11 means input '2' will be select across all MUX.


11 means input '3' will be select across all MUX.

RA -> RB.

Select line 007 A (AZAZAIAO)








Design a Small Computer





$$4096 \times 16$$
 $2^{12} \times 16$
Address = 12 bit

Data = 16 bit

Basic computer registers and memory

Register:



Working of Common bus, & other Components.

(P) 7 Component 3 Solect Dine PC LD INR CLR SzSI So Momory Commen Bus. LD INR CLR Clock DVYYYY I'V JOBS Sastic computer registers connected to a common bus

Load From Memory

Sz Si So

L I I => 7 (Memory


enabled)

In a Memory we have in Location. (multiple Location) which memory Address Content is Load into Bus.

 $S_2S_1S_0$ 1 1 1 = 77 (Memmy)

0 10 = 2 (PC.)


101 = 5 (TR).




Basic computer registers connected to a common bus










Control unit of basic computer





Flow chart for instruction cycle (initial configuration)




How Data is Transferred?

Register A to Register B



TABLE 4-2 Function Table for Bus of Fig. 4-3

S_1	So	Register selected
0	0	A
0	1	В
1	0	C
1	1	D





Computer Design






Figure 5-3 Basic computer registers and memory.




Figure 5-4. These computer registers corpressed to a common bus.






Figure 5-6 Control unit of basic computer.






Figure 5-7 Example of control timing signals.





Figure 5-9 Flowchart for instruction cycle (initial configuration).



Register Common Rus Timing Signal & Control Signal. Repister Working AW. DATA PATH

