

# COMPUTER SCIENCE



## Computer Organization and Architecture

### Secondary Memory & IO Interface



Lecture\_04

Vijay Agarwal sir



An orange diamond-shaped sign with a black border, mounted on a white pole. Below the sign are two orange and white striped traffic barriers with black bases and yellow lights on top.

TOPICS  
TO BE  
COVERED

A red diamond-shaped sign with a white border, containing the white text '01'.

01

IO Organization

# Disk

- ✓ → Disk Capacity
- ✓ → Disk Access time (S.T. Avg R.L, D.T.T & Data transfer Rate)
- ✓ → Disk Structure (Platter, Surface, Cylinder, track, Arm, R/W Head, Arm Assembly)
- ✓ → Disk Addressing



## Disk Addressing $\langle C, h, S \rangle$

$$\text{Sector Number} = S + ST * h + \underbrace{ST * TC * C}_{SC}$$

ST: #sector per track

TC: #Track per cylind (#surface)

SC: #Sector per cylinder




I/o Org. : (Input output org)

(Slowest) I/o : Electromagnetic

(Fastest) CPU : Electronic

I/o Interface chip.





# Input-Output Interface



Input-output interface provides a method for transferring information between internal storage and external I/O devices. Peripherals connected to a computer need special communication links for interfacing them with the central processing unit. The purpose of the communication link is to resolve the differences that exist between the central computer and each peripheral. The major differences are:

*↑ I/O Device*

- ① Peripherals are electromechanical and electromagnetic devices and their manner of operation is different from the operation of the CPU and memory, which are electronic devices. Therefore, a conversion of signal values may be required.
- ② The data transfer rate of peripherals is usually slower than the transfer rate of the CPU, and consequently, a synchronization mechanism may be needed.



- ③ Data codes and formats in peripheral differ from the word format in the CPU and memory.
- ④ The operating modes of peripherals are different from each other and each must be controlled so as not to disturb the operation of other peripherals connected to the CPU.

## Modes of Transfer

1. Programmed I/O
2. Interrupt-initiated I/O
3. Direct memory access (DMA)






# I/O ORGANIZATION



- (1) I/O devices are electro-magnetic components and CPU is a electronic component. So, there is a difference exist in term of operating modes, data transfer rate and word formats. & Speed.
- (2) To synchronize the I/O speed with a CPU, high speed interface chip is used named as I/O interface or I/O module.
- (3) I/O interface chip is responsible for I/O Operations so, in the computer design I/O devices are connected to system bus via I/O interface Chip.:







# I/O ORGANIZATION

## System without IO – Interface [Programmed- IO]

1 kB – 1Sec


1 B – ?

$$ETIO = \frac{1B}{1kB} \text{ sec} = 10^{-3} \text{ sec} = 1 \text{ millisecc}$$

1kBps

1kB — 1Sec

$$1 \text{ Byte} \text{ — } \frac{1}{1k} \text{ sec} = 10^{-3} \text{ Sec} = \text{1msec}$$



Difference  $10^6$  (10 lakh) times So IO Interface required.


Handwritten notes on the diagram:

- 1nsec =  $10^{-9}$  sec
- 1kBPS (1ms)  $10^{-3}$  Sec



# I/O ORGANIZATION

## System with IO – Interface Chip [INT- Driven IO]





Working



## ACCESS SEQUENCE/Working Process

- (1) CPU initializes the I/O interface chip along with a I/O command( Operations), & then CPU will go & performing other useful task.
- (2) IO – interface control logic interprets the IO – Commands and Accordingly IO port will be enables for the IO operation.
- (3) Based on the speed of a IO device, & Amount of data to be transfer Consume the time to prepare the data(preparation time), then data is transferred from IO device to a interface buffer.
- (4) When the Data is available in the buffer IO interface generates the interrupt signals & send to the CPU and waiting for ack. Signal.





## ACCESS SEQUENCE



- (4) After receiving the ack. Signal, buffer content will be transferred to CPU. In this process, CPU will be accessing the IO – data from interface buffer therefore speed gap is synchronized & Time saved.(Bcz IO interface fast).

Different IO – interface chip used in the computer design is.

- (1) 8255 PPI. *[Programmable Peripheral Interface]*
- (2) 8251 USART *(Universal Synchronous Asynchronous Receiver Transmitter)*
- (3) 8259 A INT. Controller
- (4) 8237/8257 DMA etc.



## Till Now

- (i) WHY I/O Interface ?
- (ii) WHAT I/O Interface ?
- (iii) WHEN I/O Interface Used ?
- (iv) How I/O Interface / <sup>I/O</sup>Module work ?





## IO – MODES



Three types of IO – transfer modes are present in the computer system , Used to transfer the data from the IO to other Component of a Computer. [CPU, memory ]

Named as—

- (1) Programmed – IO .
- (2) Interrupt Driven IO.
- (3) DMA (Direct Memory Access)

## Modes of Transfer


- ✓ 1. Programmed I/O
- ✓ 2. Interrupt-initiated I/O
- ✓ 3. Direct memory access (DMA)





# PROGRAMMED IO

There is No High Speed Interface Logic Used.



CPU time (Data transfer time) = Speed of I/O Device

$$1KB \text{ ————— } 1\text{Sec}$$

$$1\text{Byte} \text{ ————— } \frac{1}{1k} \text{Sec} = 10^{-3} \text{Sec}$$

$$\text{CPU time} = 1\text{msec.}$$

I/O

1KBps





## PROGRAMMED IO



- (1) In this mode, IO– devices are directly, Connected to CPU without IO– interface chip.
- (2) In this mode, CPU takes the responsibility to complete the IO operation, So CPU will be blocked [waiting] until the IO – operation is completed.
- (3) In this mode CPU Utilization is inefficient. (Depands On Speed of I/O Device)
- (4) In this mode CPU time depends on the speed of a IO – device and the size of a data unit to be transferred.
- (5) This mode is suitable in the system centric application where the IO time is important than CPU time.





## ② INTERRUPT DRIVEN IO

CPU Time = I/O Interface time (latency)

CPU

CPU Time = 0.4 nsec.

1000 3000 500

I/O Interface  
Assume 0.4 nsec

I/O  
1kBS



## INTERRUPT DRIVEN IO



- (1) In this mode, IO– operation are controlled based on the interrupt signals.
- (2) In this mode, IO– devices are connected to a system bus via IO – interface chip  
So, IO – interface takes the responsibility of a IO open. <sup>n</sup> (operation)
- (3) In this mode processor utilization is efficient so CPU executing the other useful  
task during the IO Open. <sup>n</sup>
- (4) In this mode CPU time is depends on the Latency of a interface chip rather  
than the speed of a IO device.



A device with data transfer rate 10 KB/sec is connected to a CPU. Data is transferred byte-wise. Let the interrupt overhead be 4  $\mu$ sec. The byte transfer time between the device interface register and CPU or memory is negligible. What is the minimum performance gain of operating the device under interrupt mode over operating it under program controlled mode?

- (a) 15                      (b) 25                      (c) 35                      (d) 45

[GATE-2005 : 2 Marks]



**THANK  
YOU!**

