

CS & IT ENGINEERING

Computer Organization & Architecture

1500 Series

Lecture No. – 07

By- Vijay Agarwal Sir





Recap of Previous Lecture



Topic

Cache Memory

Topic

Cache mapping Technique

Topic

Cache Replacement Algorithm

Topic

Cache Updating Technique



Topics to be Covered



Topic

Cache Memory

Topic

Disk Access Time

Topic

Disk Addressing

Topic

IO Interface & DMA

#Q. Consider three cache organizations each of size 16 KB, with associativity as C_1 – 2 WSA, C_2 – 4 WSA and C_3 – 8 WSA, and in all such organizations the block size is of 32 bytes and the size of physical address is 30 bits. A (4×1) multiplexer having latency of "0.4" nsec along with "T" bits tag comparator latency of $(T/10)$ nsec. If the hit latencies of cache organizations C_1 , C_2 and C_3 are H_1 , H_2 and H_3 then the relationship that can be established between hit latencies is _____

A

$$H_1 > H_2 > H_3$$

B

$$H_1 > H_3 > H_2$$

C

$$H_1 < H_3 < H_2$$

D

$$H_1 < H_2 < H_3$$

Ans (D)

$$H_1 = 2.1$$

$$H_2 = 2.2$$

$$H_3 = 2.3$$

Tag	S.O	W.O
17bit	8bit	5bit

$$= \frac{17}{10} + 0.4 = 2.1$$


TAG	S.O	W.O
18bit	7bit	5bit

$$= \frac{18}{10} + 0.4 = 2.2$$

Tag	S.O	W.O
19bit	6bit	5bit

$$= \frac{19}{10} + 0.4 = 2.3$$


#Q. Consider a direct mapped cache of size 32 KB and block size of 64 bytes. CPU generates 32-bit addresses. The difference in number of bits in tag meta(Memory) data in this organization with respect to 4-way set associative implementation is 1024 Ans



Ans (1024)

$$\# \text{Lines} = \frac{32 \text{ KB}}{64 \text{ Byte}} = \frac{2^{15}}{2^6} = 2^9$$

$$\text{Tag Memory Size} = 17 \times 2^9 = 8704$$



$$\# \text{SET} = \frac{2^9}{2^2} = 2^7$$

$$\begin{aligned} \text{Tag Memory} &= 19 \times 2^9 \\ &= 9728 \end{aligned}$$


$$9728 - 8704$$

$$= \textcircled{1024} \text{ Ans}$$

#Q. The main memory address is divided into three field. The least significant 'w' bits can identify a unique word or byte within a block of main memory. Main memory has 2^s blocks to represent there blocks we need 's' bits. The cache logic interprets there 's' bit as a tag of 's-r' bits and a line field of 'r' bits.

After Mapping

The number of lines in cache will be



A 2^r

B 2^{r+w}


C 2^{s+w}

D undetermined

$$\# \text{ mm Blocks} = 2^S$$

Before Mapping

$$\begin{aligned}
 L.O &= S - (S - 8) \\
 &= S - S + 8 \\
 &= \textcircled{8}
 \end{aligned}$$



[MSQ]

#Q. Consider a computer system with a byte addressable main memory of size 2^{32} byte and 64 k Byte write back direct mapped cache with block of size 64 byte. Cache controller maintains the tag information for each cache block comprising of the following 1 bit for valid/invalid and 1 modified bit. Which of the following is correct?

A

Tag memory size is 16 K bits.

~~B~~

Tag memory size is 18 k bits.


Ans (B) & (C)

~~C~~

A total of 2^{16} main memory block map to each cache line

D

A total of 2^{18} main memory block map to each cache line.



$$\# \text{ Lines} = \frac{\text{CM Size}}{\text{Block Size}} = \frac{64 \text{ KB}}{64 \text{ B}} = 2^{10}$$

TAG = 16 bit \Rightarrow 2^{16} Main Memory are fighting for each Cache Line.

$$\text{Tag Entry Size} = 16 + 1 + 1 = 18 \text{ bits}$$

$$\text{Tag Memory Size} = \# \text{ Lines} \times \text{Tag entry Size}$$

$$\Rightarrow 2^{10} \times 18 = 18 \text{ K bits} \text{ Ans}$$

[MCQ]



#Q. Consider a p-way set associative cache with $(8 \cdot p)$ blocks. Assume that main memory has $(16 \cdot p)$ blocks. What is the tag size in this organization?

A

$\log_2 P + 4$

B

$\log_2 P - 1$

C

$\log_2 P + 1$

D

None of these

Done

[MSQ]



Consider a computer system which has 4GB, byte addressable main memory and cache size 8MB, 4way set associative cache memory with block size 4096 byte. (2¹²)

Consider the following six physical addresses represented in a hexadecimal notation.

$A_1 = 0 \times 47 \text{ CA4 ABC}$

$A_2 = 0 \times 56 \text{ ECF 38D}$

$A_3 = 0 \times 29 \text{ FDB 4CF}$

$A_4 = 0 \times 38 \text{ 8A4 DAC}$

$A_5 = 0 \times \text{C3 EFC A47}$

$A_6 = 0 \times \text{AB 9DB 128}$

Which of the following is correct?


☒ A A_1 and A_4 are mapped to the same cache set.

☐ B A_2 and A_5 are mapped to the same cache set.

☒ C A_2 and A_5 are mapped to the different cache set.

☒ D A_3 and A_6 are mapped to the same cache set.

Ans (A) (C) & (D)




$$\# \text{Lines} = \frac{\text{CM Size}}{\text{Block Size}} \Rightarrow \frac{8 \text{ MB}}{4096 \text{ B}} \Rightarrow \frac{2^{23} \text{ B}}{2^{12} \text{ B}} = 2^{11} \text{ Lines}$$

$$\# \text{SET} = \frac{\# \text{Lines}}{N\text{-way}} = \frac{2^{11}}{2^2} = 2^9 \text{ Set}$$

S.O = 9 bit

A1: 0x 47 CA4 ABC
 A2: 0x 56 ECF 38D
 A3: 0x 29 FDB 4CF
 A4: 0x 38 8A4 DAC
 A5: 0x C3 EFC A47
 A6: 0x AB 9DB 128



A1 & A4 Same Cache Set.

A3 & A6 Same Cache Set

A2 & A5 Different Cache Set.



TAG	S.O	W.O
20bit	2bit	10bit

① 0x A25BC8DF	① 8:	Set No. 10	W.O 00	DF → Miss
② 0x FBCDFBAB	② B:	10	11	→ Miss
③ 0x ABCDEF9DF	③ 9:	10	01	→ Miss
④ 0x FDADC8DF	④ 8:	10	00	→ Miss
⑤ 0x FBCDFA3D	⑤ A:	10	10	⇒ HIT
⑥ 0x 44A11C25	⑥ C:	11	00	→ Miss
⑦ 0x A25BCBAF	⑦ B:	10	11	⇒ HIT
⑧ 0x BCADF19F	⑧ L:	00	01	⇒ Miss
⑨ 0x A25BC92D	⑨ 9:	10	01	⇒ HIT
⑩ 0x FBCDF849	⑩ 8:	10	00	⇒ HIT
⑪ 0x 44A11EFF	⑪ F:	11	11	⇒ HIT
⑫ 0x FDADCA13	⑫ A:	10	10	⇒ HIT

SET0
00

SET1
01

SET2
10

SET3
11

0x BCADF19F
0x A25BC8DF 0x FBCDFBAB 0x ABCDEF9DF 0x FDADC8DF
0x 44A11C25

Disk

- ① Disk Structure
 - ② Disk Access time
 - ③ Disk Addressing
- I/O Interface

Consider a disk which has 16 platter each platter has two surfaces. Every surface has 1k tracks and every track is further divided into 512 sector and every sector can store the 2kB data. Then which of the following is correct?

$$(i) \quad 16 \times 2 \times 1k \times 512 \times 2kB$$

$$2^4 \times 2^1 \times 2^{10} \times 2^9 \times 2^{11} \Rightarrow 2^{35} \text{ Byte} = 32GB$$

$$(ii) \#bits = 2^4 \times 2^1 \times 2^{10} \times 2^9 = 2^{24} = 24 \text{ bits}$$

A The capacity of Disk is 16 GB.

B The capacity of Disk is 32 GB

C 24 bits are required to identify any particular sector of the disk.

D 35 bits are required to identify any particular sector of the Disk.

Ans (B) & (C).

[NAT]



Consider a typical disk that rotates at 12000 RPM (Rotation per minutes) and has a transfer rate of 30 MBps [30×10^6 bytes/sec]. If the average seek time of the disk is thrice the average rotational delay and the controllers transfer time is 40 times the disk transfer time. The average time (in milliseconds) to read or write 256 byte sector of the disk is 10.35 msec Ans

$$\text{Disk Access time} = \text{Avg S.T} + \text{Avg R.L} + \text{D.T.T} + \text{Controller overhead}$$

[Tavg]

$$\text{Ans}(10.35)$$

12000 Rotation in 60sec

$$\text{In 1 Rotation} = \frac{60}{\frac{12000}{200}} \Rightarrow \frac{1}{200} \text{ sec} \times \frac{1000}{1000} \Rightarrow 5 \text{ msec}$$

$$R.L = \frac{1}{2} \times 5 \text{ msec} \Rightarrow R.L = 2.5 \text{ msec}$$

$$\text{Avg S.T} = 3 \times R.T \Rightarrow 3 \times 2.5 = 7.5 \text{ msec}$$

$$\text{Avg S.T} = 7.5 \text{ msec}$$

30MBps

30×10^6 Byte ————— 1 Sec.

$$256 \text{ Byte} \rightarrow \frac{256 \text{ B}}{30 \times 10^6 \text{ B}} \text{ sec} \Rightarrow \frac{256}{30} \times 10^{-6} \text{ sec}$$

$$\text{D.T.T} = 8.33 \times 10^{-6} \text{ sec} \Rightarrow 0.008\cancel{3} \times 10^{-3} \text{ sec} \Rightarrow 8.53 \times 10^{-6} \text{ sec}.$$

$$\boxed{\text{D.T.T} = 0.00853 \text{ msec}}$$

$$\text{Controller overhead} = 40 \times (0.00853) \Rightarrow 0.341 \text{ msec}.$$

$$\begin{aligned} \text{D.A.T} &= 7.5 + 2.5 + 0.00853 + 0.341 \\ &= 10.35 \text{ msec} \quad \underline{\text{Ans}} \end{aligned}$$

[NAT]



A hard disk has 63 sector per track, 20 platters each with 2 recording surface and 1600 cylinders.

The address of a sector is given as a triple $\langle C, H, S \rangle$ where C is the cylinder number, h is the surface number and S is sector number. Thus the 0th sector is addressed as $\langle 0, 0, 0 \rangle$ and the 1st sector is $\langle 0, 0, 1 \rangle$ and So on.

The sector number of the corresponding address $\langle 600, 38, 47 \rangle$ is_____.

(#track/cylinder)

$$\text{Total \# Surface} = 2 \times 20 = 40 \text{ Surface}$$

$$\text{\#Sector Per track} = 63 \text{ Sector.}$$



$\langle C \ h \ S \rangle$
 $\langle 600, 38, 47 \rangle$



To Cross (Traversed) 600 Cylinder $\Rightarrow 600 \times 40 \times 63 = 1512000$
(0-599)

To Cross (Traversed) 38 Surface $= 38 \times 63 = 2394$
(0-37)

To Cross 47 sector $= 47$
(0-46)

1514441.

$$\langle C, h, S \rangle \quad \begin{matrix} C & h & S \\ \langle 600, & 38, & 47 \rangle \end{matrix}$$

$$\text{Sector Number} = S + ST * h + \underbrace{ST * TC * C}_{SC}$$

$$47 + 63 * 38 + 63 * 40 * 600$$

$$= 1514441 \text{ Ans}$$

ST: #Sector per track

TC: #Track per cylinder

SC: #Sector per cylinder.

[MCQ]



Suppose, in a disk addressing cylinder number is C, surface number is P and sector number Q. Suppose, number of sectors per cylinder are R and number of sectors per track are S then, the sector sequence number will be:

$$\langle C, h, S \rangle \Rightarrow \langle C, P, Q \rangle$$

☒ A $CR + PS + Q$

☐ B $PRQS + Q$

☐ C $(CR + PS)Q$

☐ D None of the above

$$\text{Sector Number} = Q + \underbrace{SP}_{S} * P + \underbrace{ST * TC}_{SC(R)} * C$$

$$\text{Sector Number} = Q + SP + RC$$

#Sector/cylinder

Ans(A)

$$\text{Number of Records per Sector} = \frac{512\text{B}}{256\text{B}} = 2 \text{ Record per Sector}$$

$$\# \text{ Sectors per track} = 63$$

$$\# \text{ Tracks per cylinder} = \underline{10}$$

$$\# \text{ Sectors per Cylinder} = 63 \times 10 = 630 \text{ sectors}$$

$$\# \text{ Records per Cylinder} = 630 \times 2 = 1260 \text{ Records}$$

$$\text{Total \# Records} = 92,900$$

$$\# \text{ Cylinder Needed} = \left\lceil \frac{92,900}{1260} \right\rceil = 74 \text{ Cyls}$$



#Q. A device With data transfer rate 10 KB/sec is connected to a CPU. Data is transferred byte-wise. Let the interrupt overhead be 4 μ sec. The byte transfer time between the device interface register and CPU or memory' is negligible. The minimum performance gain of operating the device under interrupt mode over operating it under program controlled mode is 25 Ans

Prog I/O : $10 \text{ KB} \text{ --- } 1 \text{ sec}$
 $1 \text{ byte} \text{ --- } \frac{1}{10 \text{ K}} \text{ sec} \Rightarrow 100 \text{ } \mu \text{sec.}$

Ans(25)

Interrupt = 4 μ sec

Speedup Factor = $\frac{100}{4} = 25$ Ans

$$S = \frac{\text{Performance of Interrupt}}{\text{Performance of Programmed I/O.}}$$

$$\Rightarrow \frac{1/ET_{\text{Interrupt}}}{1/ET_{\text{Prog}}} \Rightarrow \frac{ET_{\text{Prog}}}{ET_{\text{Inter}}} \\ \Rightarrow \frac{100}{4} = \textcircled{25}$$

#Q. On a non-pipelined sequential processor, a program segment, which is a part of the interrupt service routine, is given to transfer 500 bytes from an I/O device to memory.

Initialize the address register

Initialize the count to 500

LOOP: Load a byte from device

Store in memory at address given by address register

Increment the address register

Decrement the count

If count! = 0 go to LOOP

Assume that each statement in this program is equivalent to a machine instruction which takes one clock cycle to execute if it is a non-load/store instruction. The load-store instructions take two clock cycles to execute.

The designer of the system also has an alternate approach of using the DMA controller to implement the same transfer. The DM controller requires 20 clock cycles for initialization and other overhead. Each DMA transfer cycle takes two clock cycles to transfer one byte of data from interrupt driven program-based input-output?

A 3.4

B 4.4

C 5.1

D 6.7

[NAT]



The size of the data count register of DMA controller is 16 bits. The processor needs to transfer a file of 28,824 kilo bytes from disk to main memory. The memory is byte addressable. The minimum number of times the DMA controller need to get the control of the system bus from the processor to transfer the file from the disk to main memory is ____.

$$\text{Count} = 16 \text{ bit} \Rightarrow 2^{16} \text{ Byte} \Rightarrow 65,535 \text{ B}$$

$$\text{Total File Size} = 28,824 \text{ KByte}$$

$$\begin{array}{l} \text{\#Times DMA Controller} \\ \text{Need the Control} \end{array} = \frac{28824 \times 1024 \text{ B}}{65535 \text{ B}}$$

$$= \underline{451} \text{ Ans}$$

#Q. A hypothetical DMA is designed to transfer the data from i/o device to main memory under burst transfer mode. The count register size is 36 bits and gets the control of the system buses 8 times then the maximum size of the data transferred by controller is (in Giga Byte) 512 Ans

Count Register = 36 bits $\Rightarrow 2^{36}$ Byte. in One time

In 8 time $\Rightarrow 2^{36} \times 8(2^3)$

$$\Rightarrow 2^6 \times 2^3 \times 2^{30} = 2^9 \text{ GB.}$$

$$= 512 \text{ GB Ans}$$

Common Data for next Four questions:

A hard disk has 63 sectors per track, 10 platters each with 2 recording surfaces and 1000 cylinders. The address of a sector is given as a triple $\langle c, h, s \rangle$, where c is the cylinder number, h is the surface number and s is the sector number. Thus, the 0th sector is addressed as $\langle 0, 0, 0 \rangle$, the 1st sector as $\langle 0, 0, 1 \rangle$, and so on.

$$\# \text{Surface} = 10 \times 2 = 20 \text{ Surface}$$

$$\# \text{sector per track} = 63$$

$$\begin{aligned} \# \text{Sector per Cylinder} &= 20 \times 63 \\ &= 1260 \text{ sector} \\ &\quad \text{per Cylinder} \end{aligned}$$

#Q. The address $\langle 400, 16, 29 \rangle$ corresponds to sector number:

$$(i) \text{ To cross } 400 \text{ cylinder (0-399)} = 400 \times \underline{20 \times 63} = 504000$$

$$(ii) \text{ To cross 16 surface (0-15)} \Rightarrow 16 \times 63 = 1008$$

$$(iii) \text{ To cross 29 sector (0-28)} = 29 = 29$$

A 505035

B 505036

505037

C 505037

D 505038

#Q. The address of 1039th sector is

#Sector Per Cylinder = 1260

A $\langle 0, 15, 31 \rangle$

B $\langle 0, 16, 30 \rangle$

Ans (C).

☒ C $\langle 0, 16, 31 \rangle$

D $\langle 0, 17, 31 \rangle$

a) $15 \times 63 + 31 = 976$

b) $16 \times 63 + 30 = 1038$

c) $16 \times 63 + 31 = 1039$

d) $17 \times 63 + 31 = 1102$

#Q. In the Previous Question what is the sector address of 4734th sector is ?

$\langle C, h, s \rangle$

$$C = \left\lfloor \frac{\text{Given Sector}}{\text{\#Sector Per Cylinder}} \right\rfloor$$

$h =$
Surface No.

$$\left[\frac{\text{Given Sector} \div \text{\#Sector Per Cylinder}}{\text{\#Sector Per track}} \right]$$

Q 4734

#Sectors Per Cylinder = 1260

$$C = \left\lfloor \frac{4734}{1260} \right\rfloor = 3$$

$$\begin{aligned} 4734 - 3 \times 1260 \\ \Rightarrow 4734 - 3780 \\ = 954 \end{aligned}$$

$$h_{\text{Surface}} = \left\lfloor \frac{(4734 \% 1260)}{63} \right\rfloor = \frac{954}{63} = (15 \cdot 14) = 15$$

$$S_{\text{Sector}} = 954 - 15 \times 63 = 9$$

$\langle 3, 15, 9 \rangle$ Ans

#Q. In the Previous Question what is the sector address of 5433 th sector is ?

$$C = \left\lfloor \frac{5433}{1260} \right\rfloor = \lfloor 4.311 \rfloor = \textcircled{4}$$

$$5433 - 4 \times 1260 \\ = \textcircled{393}$$

$$h = \left\lfloor \frac{393}{63} \right\rfloor = \lfloor 6.2 \rfloor = \underline{6}$$

$$S = 393 - \underline{6 \times 63} = \textcircled{15}$$

$\langle 4, 6, 15 \rangle$ Ans



2 mins Summary



✓ Topic

Cache Memory

✓ Topic

Disk Access Time

✓ Topic

Disk Addressing

✓ Topic

IO Interface & DMA



THANK - YOU