

CS & IT ENGINEERING

Computer Organization & Architecture

Lecture No. – 01

By- Vijay Agarwal Sir



Recap of Previous Lecture





Topics to be Covered



Topic

Floating Point Representation

Topic

Memory Concept

Topic

Little Endian & Big Endian(Byte Ordering)

Topic

Clock Cycle Concept.

#Q. 44FC6000H represents a floating point number in IEEE-754 single precision format. The value in decimal form is

$$\text{bias} = 127$$

A

2017

B

2018

C

2019

D

2020

S	E(8bit)	M(23bit)
0	100 01001	111 1100 0110 0000 0000 0000

$$E = 10001001 = 137$$

$$(-1)^S \cdot 1.M \times 2^E \Rightarrow (-1)^S \cdot 1.M \times 2^{E - \text{bias}}$$

$$\Rightarrow (-1)^0 \cdot 1.11110001100000000000 \times 2^{137 - 127}$$

$$+ 1.11110001100000000000 \times 2^{+10}$$

$$+ 1.1111000110000000$$

(2019) Ans

Ans (C).

#Q. A number $-1/8$ is represented in IEEE 754 format as:

i)	<u>1</u>	<u>01111100</u>	00.....0
ii)	1	01111100	10.....0
iii)	1	01111111	0010.....0
iv)	1	01111100	011.....1

Which of the following is TRUE?

A

i and ii

B

only i

C

i, ii, iii


D

i, iii, iv

Ans (B).

$$-\frac{1}{8} \Rightarrow -0.001 \times 2^0$$

$$\Rightarrow -1.0 \times 2^{-3}$$



$$S = -1$$

$$E = 124$$

$$E = 01111100$$



$$\text{bias} = 127$$

$$e = -3$$

$$E = e + \text{bias}$$

$$= -3 + 127$$

$$E = 124$$

#Q. Which one of the following represents a denormal number in IEEE 754 single precision format?

A 0xff800000

B 0x7f7fffff

C 0x00000001

D 0x80000000

[illegible]
$$S=L \quad E=255, \quad M=0 \quad \Rightarrow \quad -\infty$$
[illegible]

$S=0$ $E=254$

m: Anything: Implicit Normalized.

#Q. Which one of the following represents a denormal number in IEEE 754 single precision format?

A 0xff800000

B 0x7f7fffff

C 0x00000001

D 0x80000000

c)

0	00000000	00000000	00000000
---	----------	----------	----------

 $S=0$ $\underline{E=0}$ $M \neq 0$ De Normalized Number.

d)

1	00000000	00000000	00000000
---	----------	----------	----------

 $S=1$ $E=0$ $M=0 \Rightarrow -0$.



Topic : IEEE 754 Floating Point Representation

IEEE 754 Floating Point Representation

Single Precision
(32 bit)
Excess 127



$$\begin{aligned}\text{bias} &= 2^{K-1} - 1 \\ &= 2^8 - 1 \\ \text{Bias} &= 127\end{aligned}$$

Double Precision
(64 bit)
Excess 1023



$$\begin{aligned}\text{bias} &= 2^{11-1} - 1 \\ \text{Bias} &= 1023\end{aligned}$$

Single Precision (32 bit)

S	E	M
1 bit	8 bit	23 bit

Sign(1 bit)	E(1 bit)	M(23 bit)	Value
0 or 1	00000000 E = 0	00000000000000000000000 0000000 M = 0	± 0
0 or 1	11111111 E = 255	00000000000000000000000 0000000 M = 0	$\pm \infty$
0 or 1	$1 \leq E \leq 254$	M =	Implicit Normalized form $(-1)^S \times 1.M \times 2^e$ $(-1)^S \times 1.M \times 2^{E-127 \text{ bias}}$
0 or 1	E = 0	M \neq 0	<u>Denormalized number/Fractional form</u> $(-1)^S \times 0.M \times 2^{E-127 \text{ bias}}$
0 or 1	E = 255	M \neq 0	Not a Number (NaN)



Topic : Double Precision

1-bit

11-bit

52-bit

S

E

M

Excess - 1023

Sign (1 bit)	E(11 bit)	M(52 bit)	Value
0 or 1	0000 0000 000 $E = 0$	000000000000.. $M = 0$	± 0
0 or 1	1111 1111 111 $E = 2047$	000000000000.. $M = 0$	$\pm \infty$
0 or 1	$1 \leq E \leq 2046$	$M = \text{-----}$	Implicit Normalization $(-1)^S \cdot M \times 2^E$ $(-1)^S \times 1 \cdot M \times 2^{E-1023}$
0 or 1	$E = 0$	$M \neq 0$	Denormalized number/ Fractional Form $(-1)^S 0 \cdot M \times 2^{E-1023}$
	$E = 2047$	$M \neq 0$	Not a number

NOTE: When $E = 0$ then Value 0 or fractional form

$\left[\begin{array}{c} \text{when} \\ M = 0 \end{array} \right]$	$\left[\begin{array}{c} \text{when} \\ M \neq 0 \end{array} \right]$
--	---

NOTE: When $E = 2047$ then Value ∞ or Not a Number(NAN)

$\left[\begin{array}{c} \text{when} \\ M = 0 \end{array} \right]$	$\left[\begin{array}{c} \text{when} \\ M \neq 0 \end{array} \right]$
--	---

[MCQ]



#Q. Which of the given number has its IEEE-754 32-bit floating point representation as

(010000000110 0000 0000 0000 0000 0000)

☐ A 2.5

☐ B 3.0

☒ C 3.5

☐ D 4.5

Ans(C)

$$\begin{aligned} & (-1)^S 1.M \times 2^{E-\text{bias}} \\ & (-1)^0 1.110000000000 \times 2^{128-127} \\ & + 1.110000 \times 2^{+1} \\ & \Rightarrow 11.100 \Rightarrow +3.5 \text{ Ans} \end{aligned}$$

#Q. The range of representable normalized numbers in the floating point binary fractional representation in a 32-bit word with 1-bit sign, 8-bit excess 128 biased exponent and 23-bit mantissa is

☒ A 2^{-128} to $(2 - 2^{-23}) \times 2^{127}$

0 | 00000000 | 00000000000000000000000

☐ B $(2 - 2^{-23}) \times 2^{-127}$ to 2^{128}

0 | 11111111 | 11111111111111111111111

☐ C $(2 - 2^{-23}) \times 2^{-127}$ to 2^{23}

☐ D 2^{-129} to $(2 - 2^{-23}) \times 2^{127}$

Ans (A).

$$\begin{array}{|c|c|c|}
 \hline
 0 & 00000000 & 000000000000000000 \\
 \hline
 \end{array}$$

$m(23\text{bit})$

$\text{bias} = 128.$

$$(-1)^S 1.M \times 2^{E - \text{bias}}$$

$$0 - 128.$$

$$(-1)^0 1.000000000000 \times 2$$

$$\Rightarrow +1.0000000 \times 2^{-128}$$

$$\Rightarrow \boxed{+1.0 \times 2^{-128}} \Rightarrow \boxed{2^{-128}}$$



$$S=0 \quad E=255, \text{ bias}=128$$

$$E - \text{bias}$$

$$(-1)^S 1.M \times 2$$

$$255 - 128$$

$$\Rightarrow (-1)^0 1.111111111111111111111111 \times 2$$

$$\Rightarrow + \underline{1.111111111111111111111111} \xrightarrow{23 \text{ times}} \times 2^{+127}$$

Right Shift 1 time

$$\text{Right Shift 1 time: } 0.111111111111111111111111 \xrightarrow{24 \text{ times}} \times 2^{127}$$

$$[1 - 2^{-24}] \times 2 \times 2^{127}$$

$$[2 - 2^{-23}] \times 2^{127} \text{ Ans}$$

Left Shift 23 time

$$\text{Left Shift 23 time: } 111111111111111111111111 \xrightarrow{23 \text{ times}} \times 2^{127}$$

$$\Rightarrow (2 - 2^{-23}) \times 2^{127} [2^{24} - 1] \times 2^{-23} \times 2^{127}$$

$$0111 = 1 - \frac{1}{2^3}$$

$$\left(1 - \frac{1}{2^3}\right)$$

#Q. Consider IEEE 754 single precision floating point format

Sign	Exponent	Fraction
	8bits	23 bits

31 30 23 22 0

What is the maximum positive normal value represented by this format?

A

2^{127}

Ans (D).

B


2^{128}

C

$(1 - 2^{24}).2^{127}$

D

$(1 - 2^{24}).2^{128}$




$$254 - 127$$

$$+ L \cdot \frac{111111111}{23 \text{ Times}} \rightarrow \times 2$$

Left Shift 23 bits.

$$\left(2^{24} - 1\right) \times 2^{-23} \times 2^{127} \\ \left(2^1 - 2^{-23}\right) \times 2^{127} \Rightarrow \left(1 - 2^{-24}\right) \times 2^{128}$$

Consider the following memory design:



In above design A_0 to A_{26} are address pins and D_0 to D_{23} are data pins. The memory size in terms of byte is 384 MB.

Ans (384)

$$\text{Address} = 27$$

$$\text{Data} = 24 \text{ bits}$$

$$2^{27} \times 24 \text{ bits} \Rightarrow \frac{2^{27} \times 24}{8} \text{ Byte}$$

$$\Rightarrow 2^{27} \times 3 \text{ Byte}$$

$$\Rightarrow 128 \text{ m} \times 3 \text{ Byte}$$

$$\Rightarrow 384 \text{ mByte}$$

[MCQ]



The memory size for P address lines and q data lines is given as:

☒ A $2^P \times q$

☐ B $2^q \times p$

☒ C $2^{(P+q)}$

☒ D $2^{(P-q)}$

$$2^P \times q$$

Ans (A)


[MCQ]



A processor has 51 distinct instructions and 50 general purpose register. System supports word addressable memory. Word size is 40 bits. One word instruction has an opcode, 3 register operands and memory operand. What is the size of main memory possible in the system?

- ☐ A 64 kB
- ☐ B 320 kw
- ☒ C 320 kB
- ☐ D None the these

51 Instⁿ/operation \Rightarrow OP CODE = 6 bit 1 Word Size = 40 bit
50 Register \Rightarrow Reg AF = 6 bit



Memory = 2^{16} Word
 $\Rightarrow 2^{16} \times 40 \text{ bits} \Rightarrow 2^{16} \times 5 \text{ Byte} \Rightarrow 64\text{k} \times 5 \text{ Byte} \Rightarrow \underline{320\text{k Byte}}$

Ans (C)

[MCQ]



The capacity of a memory unit is defined by the number of word multiplied by the number of bits/word. How many separate address and data lines are needed for a memory of ~~32~~³⁰K × 16 ?

- ☐ A 8 address, 8 data line
- ☐ B 14 address, 8 data line
- ☒ C 15 address, 16 data line
- ☐ D 16 address, 16 data line

Ans [C].

$$32K \times 16$$

$$2^5 \times 2^{10} \times 16$$

$$2^{15} \times 16$$

15 bit Address

16 bit Dateline

Consider a computer system having 2 category of code module x & y with the following details.

Instruction type	CPI for this Instruction type
Type -1	1
Type -2	2
Type -3	3
Type -4	4

For the particular programming language statements, compiler writer is considering 2 category of code module x & y with the following instruction count.

Code Module	Instructions Count. (IC)				Instruction type
	Type-1	Type-2	Type-3	Type-4	
X	1	2	2	1	
Y	4	2	1	1	

Avg(4.375)

The CPI code module X is A & CPI for code module Y is B then the value of A + B is_____.

$$\text{CODE MODULE X} = 1 + 2 + 2 + 1 = 6 \text{ Inst}^n \text{ Total}$$

$$\text{CODE MODULE Y} = 4 + 2 + 1 + 1 = 8 \text{ Inst}^n$$

$$\text{CPU clock cycle} = \sum I_i \times CPI_i$$

$$\text{MODULE X} = 1 \times 1 + 2 \times 2 + 2 \times 3 + 1 \times 4 = 1 + 4 + 6 + 4 = 15 \text{ Cycle}^{\text{Total}}$$

$$\text{MODULE Y} = 4 \times 1 + 2 \times 2 + 1 \times 3 + 1 \times 4 = 4 + 4 + 3 + 4 = 15 \text{ Cycle}$$

$$\text{Avg } CPI_x = \frac{15}{6} = 2.5$$

(A)

$$\text{Avg } CPI_y = \frac{15}{8} = 1.875$$

(B)

$$A + B = 2.5 + 1.875 = \boxed{4.375} \text{ Avg}$$

Machine Instruction & ADDRESSING MODE.

[MCQ]



Consider the following signed data and perform the addition operation

11010101

11010010

What is the status of carry, overflow, zero and sign flags after processing respectively?

A 1101

B 1011

☒ C 1001

D 1100

$$\begin{array}{r} \text{Carry } 1 \\ 11010101 \\ + 11010010 \\ \hline 10010011 \end{array}$$

Carry = 1
Overflow = $1 \oplus 1 = 0$
Zero = 0
Sign = 1

Ans [C].

$$\begin{array}{r} 101 \\ 010 \\ 110 \\ \hline 111 \end{array}$$

out of
msb XOR
 \oplus msb

$\begin{matrix} 0 \\ 1 \end{matrix} \quad \begin{matrix} 1 \\ 0 \end{matrix} \quad \Rightarrow \text{overflow} = \text{Set} = 1$

$\begin{matrix} 0 \\ 1 \end{matrix} \quad \begin{matrix} 0 \\ 1 \end{matrix} \quad \Rightarrow \text{Not overflow} = \text{Reset} [0]$

[MCQ]



The unsigned integer can be written in 32bit- binary as

11110100 10011000 10110111 00001111

Ans(D)

Putting it into four byte of memory beginning at address 100100 in big endian byte ordering scheme given in which picture?

Little

100103	100102	100101	100100
11110100	10011000	10110111	00001111

Big Endian

100103	100102	100101	100100
00001111	10110111	10011000	11110100

A

100100	100101	100102	100103
00001111	10110111	10011000	11110100

B

100100	100101	100102	100103
10110111	00001111	11110100	10011000

C

100100	100101	100102	100103
10011000	11110100	00001111	10110111

☒ D

100100	100101	100102	100103
11110100	10011000	10110111	00001111

[NAT]



If each address space represents one byte of storage space. The number of address lines needed to access the RAM CHIPS arranged in 4×8 array. Where size of each RAM CHIP $16K \times 4$ bits is_____.

$$16K \times 4 \text{ bit} \Rightarrow 2^{14} \times 2^2 \text{ bits} = 2^{16} \text{ bits}$$

Ans(18)

$$\underline{\text{Byte}} \Rightarrow \frac{2^{16}}{8} \text{ Byte} \Rightarrow 2^{13} \text{ Byte}$$

To Represent 2^{13} Byte Memory

$$\text{RAM AF} = 13 \text{ bits}$$

Total RAM CHIP = $4 \times 8 = 32 \text{ RAM CHIP}$ $\Rightarrow 5 \text{ bit}$ Required to Represent these RAM chip.

$$\begin{aligned} \text{Total} &= 13 + 5 \\ &= 18 \text{ bits Ans} \end{aligned}$$

[MCQ]



Consider a 32 bit register which stores floating numbers in IEEE single precision format. What is the value of the number, if 32 bit are given below?

Sign(1bit)	Exponent (8bit)	Mantissa (23 bit)
0	10000011	1101 0000 0000 0000 0000 000

$$E=131$$

$$131-127$$

A 48

$$(-1)^0 \cdot 1.110100000000 \times 2$$

B 50

C 56

$$+1.110100000000 \times 2^{+4}$$

☒ D None of these

$$11101.000000$$

$$+29 \text{ Avg}$$

$$\text{Avg(D)}$$



2 mins Summary



✓ Topic

Floating Point Representation

✓ Topic

Memory Concept

✓ Topic

Little Endian & Big Endian(Byte Ordering)

✓ Topic

Clock Cycle Concept.



THANK - YOU