

COMPUTER SCIENCE



Computer Organization and Architecture

Introduction of COA

Lecture_05

Vijay Agarwal sir



**TOPICS
TO BE
COVERED**

o1

Memory Concept

o2


System Bus

Memory Concept:

$$2^n \times m$$

n : # Address Line (A.L)

m : # Data Line (D.L)



	Byte	Word (word length)
8bit Processor	8bit	8bit
16bit Processor	8bit	16bit
32bit Processor	8bit	32bit
64bit Processor	8bit	64bit
nbit Processor.	8bit	nbit.

Byte \longrightarrow Word

Word \longrightarrow Byte

1 Word Size given in Question.

Q1 Memory Size 4G Byte then Size of Address line ?

Solⁿ 1 4G Byte

$$2^{30} \text{ Byte}$$

$$2^{32} \text{ Byte}$$

Address = 32 bit. Ans

Q.2 Memory Size 4G Byte, memory is word addressable (1 word consist 2 Byte) the size of address line?

Solⁿ 2) 4G Byte [word addressable]
1 word - 2 Byte

$$\frac{4G \text{ Byte}}{2 \text{ Byte}} \text{ words} \Rightarrow 2G \text{ words}.$$

$$\Rightarrow 2^1 2^{30} \text{ W} \Rightarrow 2^{31} \text{ W} \Rightarrow \boxed{A.L = 31 \text{ bit}}$$

Ans



Pins : Processor contain Set of Hardware Pins to perform the operations.

- ① Active Low Pins.
- ② Active High Pins.
- ③ Dual Pin
- ④ Time Multiplexed Pin.

① Active Low Pin: This Pin is Enabled When the Input is '0' @ Clock Pulse is in Low State.

It's Denoted as Pinname.

eg \overline{RD} , \overline{WR} etc.

② Active High Pins: This Pin is Enabled When the Input is '1' @ Clock Pulse is in High State.

eg. INTR, HLDA, ALE.

③ Dual Pins: eg M/\overline{IO}

1 : then Memory operation (Read @ Write)
0 : then IO operation (Read @ IO write)


④ Time Multiplexed Pins: This Pin Carries the Multiple Meaning but one only at a time.

Address Pins are Time Multiplexed with Data Pin to Carry the Address & Data. (But only one at a time.)

② In 8085 Processor.




③ In 8086 Processor.



Like In 8085 AD_0-AD_7 ; Address Pins are Time Multiplexed
With Data Pin to Carry the Data
But Only one at a time.

ALE
[Address Latch
Enabled]



Time Multiplexed Pin
Carries the Address.

Time Multiplexed Pin
Carries the Data.

Advantage: Number of Hardware Pins
Reduced.

In 8085

AD₀ - AD₇

if ALE=1 \Rightarrow Carries Address

if ALE=0 \Rightarrow Carries Data.

RD
WR
ALE

AD₀

1
1

AD₇

8085
40 Pin

System Bus



System Bus Contain 3 Category of Lines.

- ① Address line [A.L]
- ② Data line [D.L]
- ③ Control Line [C.L]

System Bus



① Address line (A.L) : Address Lines are Used to Carry the Address Towards Memory & I/O [Unidirectional].

Note

Based on Address line we can determine Capacity of the memory

② In 8085 Processor.

$AD_0 - AD_7$ & $A_8 - A_{15}$

Address = 16 bit

$\Rightarrow 2^{16}$ Cells

$\Rightarrow 64k$ Cells

$\Rightarrow 64KB$.

③ In 8086 Processor.

$AD_0 - AD_{15}$ & $A_{16} - A_{19}$

Address = 20 bit

2^{20} Cells

1M Cells.

System Bus



Data Line are Used to Carry the Data (Bidirectional)

② DATA Lines (D.L) :

Based on the Data line we can Determine the Word length of the CPU (Processors).

The Performance of the Processor is measured by Word length of the CPU.

eg) In 8085

$AD_0 - AD_7$

Word Length = 8 bit

Operation Performed on
8 bit Data format.

eg) In 8086

$AD_0 - AD_{15}$

Word Length = 16 bit

Operation Performed on
16 bit Data Format.

System Bus



- ③ Control Lines:
- Carries the Control Signal
 - Unidirectional (individually)

System Bus



Q.1

$64K \times 8$
↓
64K memory cells
(2^{16} cells)
each cell size /
size of each word

16 bit Required to Represent Any of the cells.

Width of Address bus = $\lceil \log_2 \text{Memory Size} \rceil \Rightarrow \lceil \log_2 64K \rceil = 16 \text{ bit}$

Width of Data bus = 8 bit

$64K \times 8$

$2^{16} \times 8$

A.L = 16 bit

D.L = 8 bit

System Bus



Q.2

64K x 16

64K memory cells

(2^{16} cells)

each cell size /
size of each word

16 bit Required to Represent Any of the cells.

Width of Address bus = $\lceil \log_2 \text{Memory Size} \rceil \Rightarrow \lceil \log_2 64K \rceil = 16 \text{ bit}$

Width of Data bus = 16 bit.

64K x 16

$2^{16} \times 16$

A.L = 16 bit

D.L = 16 bit

System Bus



Q.3

4G X 32.

Width of Address Bus = 32 bit

Width of Data Bus = 32 bit

System Bus



Q.4) 2G x 64.

Width of Address Bus = 31 bit

Width of Data Bus = 64 bit

16 bit Processor

Data line = 16

Data Bus = 16


Word Size = 16

ALU = 16

AC = 16

MBR/MDR = 16

Registers = 16.



PSW [Program Status Flag]

① Carry ② Parity ③ Auxiliary Carry ④ Sign ⑤ Zero ⑥ overflow.

32 bit Processor.

Data line = 32 bit

Data Bus = 32 bit

Word Size = 32 bit

ALU = 32 bit

AC = 32 bit

DR/MBR/MDR = 32 bit

Registers = 32 bit



$$4096 \times 16 \rightarrow \text{Data Line}$$

$$\cdot \text{Data line} = 16 \text{ bit}$$

$$\cdot \text{Data Bus} = 16 \text{ bit}$$

$$\cdot \text{Word Size} = 16 \text{ bit}$$

$$\cdot \text{ALU} = 16 \text{ bit}$$

$$\cdot \text{AC} = 16 \text{ bit}$$

$$\cdot \text{DR/MBR/MDR} = 16 \text{ bit}$$

$$\cdot \text{Registers} = 16 \text{ bit}$$

Memory 4096 words
16bit per word.

$$\begin{aligned} & 4096 \times 16 \rightarrow \text{D.L} \\ & \rightarrow 2^{12} \times 16 \end{aligned}$$

$$\text{Address} = 12 \text{ bit}$$


$$\text{Data} = 16 \text{ bit}$$

$$\text{AR/MAR} = 12 \text{ bit}$$

$$\text{PC} = 12 \text{ bit}$$

$$\text{IR} = 16 \text{ bit.}$$

Computer: Computer is a Computational Device Used to Process the Data Under the Control of Program.



Microprocessors Lab.

Booked



OPCODE : 5bit

ADD : 01011

DATA : Binary.

Data: Data is Binary Sequence bind with the Value (Data format BCD, Hex, etc).

Binary Sequence Bind with Value.

4 bit in Binary

2 : 0010

11 : 1011

2 Type of Architecture.



① Von Neumann Architecture

② Harvard Architecture.



Computer works on STORED Program Concept.

Von Neumann Architecture. (Stored Program Concept)

- Main Memory Contain the Instruction & Data.
- ALU operating on Binary Data.
- Control Unit Interpreting the Instruction from Memory & Executing.
- Input / Output Equipment operated by Control Unit.



**THANK
YOU!**

