COMPUTER SCIENCE



Computer Organization and Architecture

ALU & Control unit



Lecture_04

Vijay Agarwal sir





Control Unit

Control Unit Design



Working of Computer ALU Data Path.

Micro operation,

Micro Program.




Control-unit

- . Control unit is the subservision in the System that Control Each & Every Activity.
- · Control Unit takes various input but Produce Oruly One Output Called Control Signal (Sequence of Control Signal)

Centrol Unit Functional Requirements



- By reducing the operation of the processor to its most fundamental level we are able to define exactly what it is that the control unit must cause to happen
- Three step process to lead to a characterization of the control unit:
 - Define basic elements of processor
 - 2 Describe micro-operations processor performs
 - Determine the functions that the control unit must perform to cause the micro-operations to be performed
- The control unit performs two basic tasks:
 - Sequencing
 - Execution





Control Unit Functional Requirements



- By reducing the operation of the processor to its most fundamental level we are able to define exactly what it is that the control unit must cause to happen
- Three step process to lead to a characterization of the control unit:
 - Define basic elements of processor
 - Describe micro-operations processor performs
 - Determine the functions that the control unit must perform to cause the micro-operations to be performed
- The control unit performs two basic tasks:
 - Sequencing
 - Execution

Control Unit




Control unit is the Supervisor in the System that control each & every activity.

- Control Signals are implement in a Control Unit.
- Control Signal are Required to execute the micro operation.
- Micro operation is the elementary operation in the hardware.
- Control unit generates the sequence of control Signal.
- Control Signal are Directly executed on a Base Hardware (H/W) So H/W generate the desired Response.


Computer System Functionality is Program Execution.

Block Diagram of the Control Unit










Micro-operations & Control Signals



	Micro-operations	Active-control Signals
	T_1 : MAR \Re (PC) (or) PC \rightarrow MAR PCoul- MAR in	C_2
Fetch:	T ₂ : MBR R Memory PC R (PC) + 1 MB Rin	C ₅ , C _R
	T3: IR 97 (MBR) MBROWN TRIN	$\left(C_{4}\right)$
	T1: MAR R (IR(Address))	C ₈
Indirect:	T2: MBR R Memory	C ₅ , C _R
mun ccc.	T ₃ : IR(Address) R (MBR (Address))	C ₄
Interrupt:	T ₁ : MBR \Re (PC)	C ₁
	T ₂ : MAR ዣ Save-address PC ዣ Routine-address	
	T ₃ : Memory R (MBR)	C ₁₂ , C _W

Data Paths & Control Signals





Pre Requirement of the CU Design is as follow



- 1) How many Control Lines are present in the Hardware [S0, S1, S2, S3...]
- 2) How many Instruction are implemented in the Hardware [11, I2, I3....]
- 3) How many Micro operation are required for each Instruction [T1, T2, T3...]
- 4) What the control Signal Required for each micro operation for each Instruction.

Working

- . Control unit generate the Control Signals.
- . These Control Signals are Some for Fetch 4 Decode.
- After the Decode, Dibberent Control Signal (Control Word)
 generated According to Dibberent type of operations.
- At the Control Unit Design Time, Designer decide Which Control one generated in which Cycle (Ti, Tz, Ts. Tn) for Different type of Instruction that Stored in a Pable. Wegic) ion for implementation. Later we make a Rollean function for implementation.

Q.

Consider the following hypothetical CPU which uses 3 data register A, B & C and supports 3 instruction I_1 , I_2 & I_3 . Obtain the logic function that will generate the hardwired control for the signal Ain & Bout with the following data.

TI: B-> A

Bout Ain

I ₁	I ₂	I ₃	
Ain, Bout	Ain, Cin, Bout	Bin, Bout	
Bin, Cin, Aout	Ain, Aout	Ain, Bin, Cout	
Bin, Bout	Bin, Bout	Bin, Bout	
Cin, Aout	Bin, Aout	Ain, Aout	
End	End	End	
	Ain, Bout Bin, Cin, Aout Bin, Bout Cin, Aout	Ain, Bout Ain, Cin, Bout Bin, Cin, Aout Ain, Aout Bin, Bout Bin, Bout Cin, Aout Bin, Aout	

Q.

A hardwired CPU use 10 control signals SI to S10 in various time steps T1 to T5 implement 4 instructions I1 to I4 as shown below.

	T1)	T2	Т3	T4	T5
٠ I1	S1, S3, S5	S2, S4, S6	S1, S7	S10	S3, S8
· 12	S1, S3, S5	S8, S9, S10	S5, S6, S7	S6	S10
. 13	S1, S3, S5	S7, S8, S10	S2, S6, S9	S10	S1, S3
· 14	<u>\$1, \$3, \$5</u>	S2, S6, S7	S5, S10	S6, S9	S10



Control Signals will be Implemented into the Control Unit by using following Approach:

- 1) HARDWIRED CU Design
- 2) MICRO-PROGRAMMED CU Design

HARDWIRED CU DESIGN



In the Haardwised CU Design Cuntral Signals are Expressed in S.O.P Expression (Sum of Product).

They are Directly realized on a Haardwised.

In Hoordwired Control Unit they used fixed Logic Circuit to Interpret the Instruction 2 generale the Control Signal.

(Note) Handwired CU is Fastest CU Design.
(Note) RISC is a Handwired CU.

HARDWIRED CU DESIGN



Dis Advantage:

- . It is Not Flexible.
- Even a Minor Modification Require Redesigning
 - 1 Rewining. It does not support New operation. (Once designed)

Q.

Consider the following hypothetical CPU which uses 3 data register A, B & C and supports 3 instruction I₁, I₂ & I₃. Obtain the logic function that will generate the hardwired control for the signal Ain & Bout with the following data.

ort = TIII+TII2		I ₁	I ₂	I_3
+T3+ T3I+T3I2+T3I3	(T_1)	Ain Bout	Ain, Cin, Bout	Bin, Bout
	T ₂	Bin, Cin, Aout	Ain Aout	Ain, Bin, Cout
FI (I+T2+I3)	T ₃	Bin, Bout	Bin, Bout	Bin, Bout
+ 13(1+12+13)	T ₄	Cin, Aout	Bin, Aout	Ain Aout
wt = TT + T3 Ave	T ₅	End	End	End



Step 1: Search where the control signals Ain & Bout are present.

Step 2: Options are in I.T format or T.I format.

Step 3: For any particular time interval. Is the control signal presents

for all the instructions?

Ti(I,+I2+I3)




- Step 1: Search where the control signals Ain & Bout are present.
- Step 2: Options are in I.T format or T.I format.
- Step 3 : For any particular time interval. Is the control signal presents for all the instructions?

Ain =
$$T_1 I_1 + (T_1 + T_2) I_2 + (T_2 + T_4) I_3$$

Bout = $T_1 + T_3$

1

Bout is present for all instruction during T1 & T3



	T1	T2	T3	T4	T5
11	S1, S3, <u>S5</u>	S2, S4, S6	S1, S7	(S10)	S3, S8
12	S1, S3, S5	S8, S9, S10	<u>S5</u> , S6, S7	S6	S10
13	S1, S3, <u>S5</u>	S7, S8, S10	S2, S6, S9	(S10)	S1, S3
14	S1, S3, S5	S2, S6, S7	S5, S10	S6, S9	S10

$$S_{5} = T_{1}(T_{1} + T_{2} + T_{3} + T_{4}) + T_{3}(T_{2} + T_{4})$$

$$S_{10} = T_{2}T_{2} + T_{2}T_{3} + T_{3}T_{4} + T_{4}T_{1} + T_{4}T_{3} + T_{5}T_{2} + T_{5}T_{4}$$

$$S_{10} = (T_{2} + T_{3})T_{2} + T_{4}T_{3} + (T_{1} + T_{3})T_{4} + (T_{2} + T_{4})T_{5}$$

$$A_{10}$$

Which of the following pairs of expressions represent the circuit for a generating control signals S5 and S10 respectively [(IJ + Ik) Tn indicates that the control signal should be generated in time step Tn if the instruction being executed is [IJ to IK]?

(a)
$$S5 = TI + I2.T3$$
 and $S10 = (I1 + I3).T4 + (I2 + I4).T5$

(b)
$$S5 = TI + (I2 + I4).T3$$
 and $S10 = (I1 + I3).T4 + (I2 + I4).T5$

(c)
$$S5 = T1 + (I2 + I4).T3$$
 and $S10 = (I2 + I3 + I4).T2 + (I1 + I3).T4 + (I2 + I4).T5$

(d)
$$S5 = T1 + (I2 + I4).T3$$
 and $S10 = (I2 + I3).T2 + I4.T3 + (I1+I3).T4 + (I2+I4).T5$

Ang(D).

A CPU has only three instructions I1, 12 and 13, which use the following signals in time steps T I—T5:



II: TI: Ain, Bout, Cin

T2: PCout, Bin

T3: Zout, Ain

T4: PCin, Bout

T5 : End

I2: T1: Cin, Bout, Din

T2: Aout, Bin

T3: Zout, Ain

T4: Bin, Cout

T5 : End

I3: T1: Din, Aout

T2: Ain, Bout

T3: Zout, Ain

T4: Dout, Ain

T5:: End

Which of the following logic functions will generate the hardwired control for the signal Ain?

[GATE CSE 2004]

Pw

(b)
$$(T1 + T2 + T3).I3 + T1.I1$$

(c)
$$(T1 + T2).I1 + (T2 + T4).I3 + T3$$

(d)
$$(T1 + T2).I2 + (T1 + T3).I1 + T3$$

Hordwired Cu Design.

By Micro Programmed Cu Design.

@Micro Programmed Control Unit: The Micro-

Control words one Stored in the Control Memory.

According to the type of operation Control Signals
one generated.


Control Memory is associated with CAR & CDR Register. to Contain Control Memory Address & Dorta Respectively.

CAR: Control Address Register.

CDR: Control Data Register.


MICRO-PROGRAMED CU DESIGN





μ programmed CU

Functioning of Microprogrammed Control Unit



- . The Set of Micro Instruction Stored in the Control Memory.
 - · The [CAR] Control Address Contain the Address of Next wInst!

 Micro Distriction to be Read.
 - The a Micro Instruction is Read from the Control Memory & its transferred to Control Bulber Register.
 - . Control Buffee Register is Connected to the Control Like.
 - So in this Micro Instr Execution occur-

Instruction format =) IR Now we will see (Micro Instruction) Format.

UInst Control word CDR Bronch Control Field Flag CAR AF NIA. Condition @ 4BC log_ Control Memory lug2#BC's マルマ Control Signal NIA: Next-Inst? Address NC Decideo Encodea Format Format

Control field Signal Con trel Decoded Format [Horizontal uprog NCS => Nbit nbit =) ncs (8cs =) 8bit] 3bit =) 3cs]

Encoded Format. Vertical uprog. (8CS =) [10928] = 3bit] 3bit =) 23=8CS

Contoul Signal

1 Hardwired CU Design

S.O. Pexpression > Logic function > Fastest (RISC) Not flexible 2) Micro poogrammed CU. (microprogram Streed in buth mamon

Control Signal.

(15H LCS)

Decoded

Horizontal Programmet 100CS => 1005H

1665 => 1665


2) Enceded Vortical Promet 100 CS = 15092 1007=75it

Micro Prestriction are Implemented by 2 Abbroach.

- 1) Horizontal ubrogramming
- 2) Vertical reprogramming

MICRO INSTRUCTION FORMAT





1) Horizontal uprogramming.
(2) Vertical uprogramming.



Control Signal

Decoded Format (Horizontal μ program)

Eg 3bits
$$\Rightarrow$$
 3C.S
or
8 C.S \Rightarrow 8 bit

Encoded Format (Vertical µ program)


3 bits
$$\Rightarrow 2^3 \Rightarrow 8CS$$
or
 $8CS \Rightarrow 3bit$

Merizontal Programming:

- 1 Number (#) of Control in the Hoordweene = [So Si Sz Sz]
- (ii) Decoded for CS =


Fnable = 1 Disable = 0

(iii) Design a Horizontal n Inth for C.S = (So & Sz)



SzSzsiso

(iv) operational State:




vertical Microprogrammed CU.

- (i) Number (#) of Control Signal in Hlw= (So Si Sz Sz)
- (ii) Encoded form of (S => 4CS => (log_24) = 2 bit


 Control Field

 Control Field



Note (Note) External Decodes 18
... Required.

(iii) Design a vontical Micro Iresh Gr CS = [So Sz].



Horizontal Programming vertical Programming.

- 1) In this Control Signal are expressed in a Decode format
- ② Lbit ⇒ LCS NCS ⇒ Nbit
- 3) It Support Longer Control Words.
- (eg) for 200 Control Signal We Required (eg) for 200 Control Signal We 200 bit in Control Field. Required 8 bit [log_200] @ 2n in C
- (9) No Extrnal Decoder is Required to General the Control Signal

- DIn This Control Signal are expressed in Encoded format
 - ② n bit => 2°CS. NCS => (log_2N) bits
- 3 It Support Shorter Control Word.
- (eg) for 200 Control Signal We Required 8 bit [log_200] (m2" in Control 9) External Decoder is Required to generate the Control Signal.

Horizontal Programming vertical Programming.

3 It is blexible compare to Hoord wised Cu.

8) It is More flexible.

6 It Suppost High Degree of Parallelism (None More than 1)

OIT Support Low Degree et Parallelism. (None One)

(Note) Debaut Micro Programmed CU 18 Vertical Uprog CU.
[CISC]

1.v.cmb.

Speed: Hourdwired > Honzontal > Vertical.

Time Congume: Vertical > Horizontal > Hoordwised



Arrange the following configuration for CPU in decreasing order of operating speeds: Hardwired control, vertical micro-programming, horizontal micro-programming.

- (a) Hardwired control, vertical micro programming, horizontal micro programming.
- (b) Hardwired control, horizontal micro programming, vertical microprogramming
 - (c) Horizontal micro programming, vertical micro programming. Hardwired control
 - (d) Vertical micro programming, horizontal micro programming, hardwired control



Horizontal microprogramming.



- (a) does not require use of signal decoders
- (b) Results in larger sized microinstructions than vertical microprogramming
- (e) use one bit each control signal
- (d) All of the above

Ang (D).

An instruction set of a processor has 125 signals which can be divided into 5 groups of mutually exclusive signals as follows:



Group 1: 20 signals. Group 2: 70 signals, Groups 3: 2 signals.

Groups 4: 10 signals, Groups 5: 23 signals.

How many bits of the control words can be saved by using vertical microprogramming over horizontal microprogramming?

- (a) 0
- (b) 103
- (c) 22
- (d) 55



Consider a Hypothetical CU it has 1024 control words memory. Is support 48 control signals & 16 Flags. What is the size of the control words in bits & control memory in byte using

- (i) Horizonal Programming?
- (ii) Vertical Programming?



Control field of a micro Instruction support 2 groups of control signal in which Group 1 Indicate None/One of 400 control signal & Group 2 (Horizontal) Indicate 6 signals. Hardwire contain 16 Flags & 32 Branch condition.

trol (Pw)
1 &
ags

If CAR Register size is 20 bit then what is CDR in bits & control memory in bits?



Consider a CPU where all the instructions require 7 clock cycles to complete execution. There are 140 instructions in the instruction set. It is found that 125 control signals are needed to be generated by the control unit. While designing the horizontal microprogramming control unit, single address field format is used for branch control logic. What is the minimum size of the control word and control address register?

- (a) 125, 7
- (b) 125, 10
- (c) 135, 7
- (d) 135, 10

[GATE IT 2008]



A micro program control unit is required to generate a total of 25 control signals. Assume that during any microinstruction at most tow control signals are active. Minimum number of bits required in the control word to generate the required control signal.

(a) 2

[GATE CSE 1996]

- (b) 2.5
- (c) 10
- (d) 12



A Hypothetical processor contain word length of 12 bits. It support 1 word opcode. Each Instruction takes 8 cycles to compete the execution. Processor contain 256 control signal & 16 flags. Processor used Horizontal Control Unit. 64 Branch is used then what is the size of CAR & CDR in bits of control memory?

