
COMPUTER SCIENCE



Computer Organization and Architecture

Introduction of COA

Lecture_04







Memory Concept

System Bus




Introduction of COA Generation CO2CA Component of the Computer. memory 12/0



Pretriction Cycle.

- 1) Fetch Cycle [Mem to CPU(IR)]
- 2) Execute cycle

Instruction cycle with Intereupt





Memory Cellis unique No Control Address.

21 xm

11: # of Address line (A.U)

M: # 06 Data line (D.L)

Address line Capacity of Mennoycells.

10 1 K Byte

2 X 8 bit

10 bit Address line (A.L)

8 bit Data line (D.L)

2' Memory Cellly are Berent. 10bit Address Required to Represent any Cell.

0	<u> </u>
10bit	(X)
2-1	

NXM

N: # Memony Cells.

m: #Dota line.

@ IK Ryte 2x8bit

N: 20[1024] Cells[0-102]

m: 85it





$$50 = 2^n$$

$$2' = 2 \quad [0-1]$$

$$2' = 4 \quad [0-3]$$

$$2' = 8 \quad [0-1]$$

$$2' = 16 \quad [0-15]$$

$$2' = 32 \quad [0-31]$$

$$2' = 32 \quad [0-63]$$


$$2' = 128$$

$$2'' = 128$$

$$2'' = 1024$$

20=1K 20=1M 20=1M 219=1T.

①
$$70 = (2^n) = 7bit$$





Add sals 26 X 8 bit 16 bit Address line 8 bit Data line. 2 Memory Cells. RD 165H A.L Required to (Read) Representary Cells. 64kB


78bit 16 Ryte IM Byte 16G Ryte

Cell Size


CBbit -

Memory

Byte Addrograble Word Addrograble



- 1) Byte addressable Memory
- 2) Word Addressable Memory.



1) Byte Addressable Memory: When the Cell Size is

When the Cell Size is '8bit then Corresponding address

is Called Byte addressable Memory.

```
(2) 4×8; 2 bit Address
(24) 16 x B; 4 bit .,
(26) 64 x 8: 6 bit
(28) 256 × 8: 8 bit .,
           lobit
   1K X 8;
   1m x 8, 206it
   19 x 8: 30 bit
(2) 2" × 8; North Address
               Byte address (cell size is 85it?
```

Cell Size


Word Addressable Memory: when the Cell Size is words [word length] then Corresponding Address is word Addressable memory (3) 4xw: 2 bit Address

(2) 4xw: 2 bit Address (W: Wood) 4bit (2") 16 x w: Gbit (26) 64 XW; Cell Size Must (28) 256 x W: Shit (20) IKXW: be a wood. lobit (230) 19 XW: 20 bit

1 Word Wood Imore 1 WAR

200) 19 XW. 30bit Address oble

|Wra| = Word Byte Addressable Word Addressable Microprocessor (ub) Sbit 8bit 1 8bit Processor 16bit 86it (2) 166it Processor 32bit (3) 32 bit Processor 86it 8bit 64 bit Q645it Bocesson BL (5) n bit Processor nbit unique Meaning Multiple meaning No Ambiguity.



64KB 26 XByte 26 X 85it

64 K Woods. word. 216 X Word.

Byte Addressable

Word Addressable.

Note

Debautt Configuration in Memory is Byte Aduls make

So in the Memory Data always Stored Byte Wise.

Default Data type in the CPU is word. So operation one performed on a CPU Based on word format.

More So to Synchronize the Memory Data type with a CPU Data type (word)
Memory interfacing will be adjusted by the designeen According to the
Word Length of the CPU. To Access the Data from Memory to CPU in the form of
words.

4

(3) 166H Processor.

word = 16 bit

operation are performed m 16 bit Data (B) 32 bit Processor.

word Length = 32bit

coperation are Performed on

32 bit Dota

@ 64 bit Processor.

Word Laughn=54bit

coperation performed on
64 bit Data.

16 bit Processor.

Mov Ax [1000]
11 1 1 1
0PLODE Destination Source.


Ax ([1000])


[100]

[100]

32bit Processor MOV 61 [1000] 1/5 (M(1000)) M(1001) M(1002) W(1003) lovo 864

1. .





Q.


The Capacity of a memory unit is defined by the Number of word





Multiplied by the number of bits/word. How many separate address and data lines are needed for a memory of 64K×16?

(a) 8 address, 8 data line

- (b) 16 address, 8 Data line
- (c) 15 address, 16 Data line
- (d) 16 address, 16 Data line










1024 K Word 20x2 Words 20 X 4 Byte

Iword = 32bit = 32bit Q.



(a) 10 address, 16 data line

(b) 11 address, 8 Data line

(c) 12 address, 16 Data line

(d) 12 address, 12 Data line

[GATE-2 Marks]



1km = 1000 meter.

kilometer — Meter meter — Kilometer (km)

I word Size (word length) Given

Word → Byte

Byte → Word.





A processor can support a maximum memory of 4GB, where the memory is word-addressable (a word consists of two bytes). The size of the address bus of the processor is at least____ bits.

49 Byte. => 2.2° Byte. [GATE-2016] But Read Question Casefully

Q.

A processor can support a maximum memory of 4GB, where the memory is word-addressable (a word consists of two bytes). The size of the address bus of the processor is at leas (31) bits.



4GByte. Menning: Word [GATE-2016]

LWord = 2Byte.

2GX 2Byte 4GB words 2Byte > Lword

wind

WM (3

29 woods 22 word > 31 bit Any



1Byte = -8bit 4Byte = 4x8 = 32bit

32bit & UByte

OR

1 Byte = 8bit

(05)

85H = IByte

Consider a 32 bit Hypothetical processor which support 128 MByte memory. System is enhanced (New Design) with a word addressable memory. Then how many address lines are

required in the new system?

128 MByte

128 MB44

New Desponshell Word Hadres 32M X 41844e Words

25 Word > Address = 25 Lit

New Design. Wood Addressable

I word = 32 bit 5 4 Byte.

I word = 4 Byte. By 4B = I wood

Consider a 32 bit Hypothetical processor which support 128 MByte memory. System is enhanced (New Design) with a word addressable memory. Then how many address lines are required in the new system?

128 MByte

128 MB44 New Designations of the State o

-128 MB Woods


32 MWords.

New Design. Wood Addressable

I word = 32 bit & 4 Byte.

I wood = 4 Byte. By 4B = I wood

2520 word Addools = 25bit



27 cells | Cell = 8bit = 1 Ryte 27 Byte 128 MByte.

25 Cells 1 Cells = 1 Word = 326# = 48 25 Word 2x 4Byte B2M Word 27 Byte 128 MByte

Byte Add. 27 Byte [128mB] 2xx2 Ryt 2 Words 32 MWW

Word Adeloessable 25 Woods. [32 Mwoods] I word = 4 Ryte. 25 X 4Byte 128 MByte

Q.

Consider a 64 bit Hypothetical processor which support 2G words memory. System is enhanced (New Design) with a Byte addressable memory. Then how many Extra address lines are required in the new system?

OLD Design

29 Woods

2 20 Words

Address = 316it

Ang (3)

Consider a 64 bit Hypothetical processor which support 2G; words memory. System is enhanced (New Design) with a Byte addressable memory. Then how many Extra address lines are required in the new system?

2 G Woods

New Design: Byte Addressable.

I Word = 64 bit & 8 Byte.


29 words => 29* 8Ryte

=> 16G Byte => 21.2°R

=> 234 Byte => Abletock = 346it

1 Wood = 8 Byte

Extra = 34-31



2Gwords. 231 Words. 1 Word = B Byte 31 X BByte Ex & Byte

16GByte Word = 8 Byte 29 Woods Words

