# CS & IT

ENGINEERING



Machine Instructions and Addressing Mode


**DPP** Discussion Notes



By-Vijay Agarwal sir



### Which of the following is primitive instruction in the CPU?



opcode Address-1 Address-2
4 bits 4 bits 4 bits





Ars (D)

Primitive Instruction: Lowest [Smallest] bit in opcode. Smallest opecade bit Derived Inst": More Opcode bits

More of further Desired Inst": More 4 More Lit in oblade

### [NAT]



Consider a hypothetical system which support only-2 address instructions. If size of the instruction is 28 bit and size of each address is 10 bits then, the maximum number of instructions the system can support\_\_\_\_.

Instruction Size = 28 bits

Address field = 10bit

OPCODE AFI AF2

8bit lobit lobit

OPCODE = 
$$28-(10+10)$$

=  $86i+$ 

n bit op code Can Perform 2" operation

Total Number of = 28
Operation | Instr = 256

M(256)

### [NAT]



Consider a digital computer which support 64 3-address instruction. If the size of each address is 14 bits, then the instruction is of 6 bytes.

64 operation  $\Rightarrow$  obtook =  $2^n = 64 \Rightarrow 2^n = 26$ n = 66it

AF=14 bit

OPCOSE AFI AF2 | AF2

Gbits 14bit 14bit 14bit

Instruction Cought = G+14+14+14

= 48 bits => 48 R4te

= GRyle Ang



#### The correct sequence in Fetch-Execute cycle is:

A Decode, Fetch, Execute

B Fetch, Execute, Decode

Fetch, Decode, Execute

D None of the above



Instruction Cycle: The forcess Required for each Instruction execution is Called Distruction cycle.

1) Fetch Cycle

2) Execute cycle Decode

Execute.

# Steps in Instruction Cycle.

Fetch (1) IAC [Instruction Address Calculation)
und (2) IF (Instruction Fetch) [Mem to CPU[IR] Devile 3 Decoding (Analysis of the What ofcode, How Movy operands,
Devile 3 Decoding (Analysis of the Where operands are available etc.) 9 DAC (openand Address Calculation) Charles OF Coperand Fetch) (Addressing Modes Requited



Consider a system which supports 2 - address instructions only. The system has 2<sup>P</sup> K bytes of memory. If there are 'q' distinct instructions supported by system then, what is the size of instruction?

A 
$$(q + p)$$
 bits

$$D$$
 log  $(p + q)$  bits



2AF 2AI Memory Size = 2 k Byte = 2x2 Byte = (2 Byte Total No. of Distinct operation 9, log\_2(2°+10) 60 2 = 2+10 Instruction Size? Memory Size = 2 Byke then AF = Pt10 opcode bit = [log\_#operation] =) [log\_2] Instruction \_ Dog\_ 9 + (P+10) + (P+10) OPWOF AFI AFZ Logg (PHO) (PHO) = logg + 2(P+10) Ang



Consider a system which support 2 - address instructions add 1-address instruction both. Suppose, the system has 6 bits instruction and 2 - bits addresses. If there are three, 2 - address in the system then, maximum and minimum how many 1 - address instruction the system can support?







D None

Instruction Size = 6bit
Address field (AF) = 2bit

Given 2AI = 3 then Asking about LAI?

Step!

Step2 Total # operation in ZAI = 2 = 4 operation

GIVEN ZAI = 3

Number of Free opcode Abter Alborating 2AI = 4-3 = 1

LAI OPUDE

Expond opeoble Texhnians, Bixed Length Instruction

Total # observation = Free opende x 2

in LAT

1-2

3 1x 2 = 1x22

LAI = 4 operation

Minimum operation in LAI = 1 Maximum operation in 1 AI 3 4



228

259

Consider a PC - relative mode type branch instruction, which takes branch on addresses 680 in memory. The instruction has offset value 420. What is the address of this instruction in memory. If each instruction is stored in memory on 2 Their Add feels Starting - 258

- locations?


(Branch) - Current R + Relative Value
Address Value (OFFSET)

Address value 
$$PC + 420$$

PC[Program Counter Denote Next Instr Starting Address.




Consider a 6 - word instruction which is of the following type:



The first operand (destination) uses register indirect mode and second operand uses indirect mode. Assume each operand of size 2 - words, each address is of 2 word and main memory takes 20 ns for each word access. What is the different between fetch cycle of instruction time and execution cycle of instruction time?

[Note: Register access time is negligible.]



Instruction Size = 6 word

A.F= 2 Wood operand Size = 2 wood.

memory Access = 20 nsec Bur each wood = 20 nsec

Fetch Cycle

Total Time taken in Fetchaule = 6x2019 = (12019ec)

Execute cycle

Source L: Register Indirect -> (I RegReb + 1 Mem Reb)

=) IMEM Ref [2 Word] (: AF=2 Word)

=) 2×20=40mgec.

1 Mem Ref for EA (Read).

Source 2 Memory Indirect: 2 Mem Reb. 4 cach Mem = 20

7 A.F = 2 Word + 2x(2x20) = 80 mgec.

Destination: Register Indirect: (1Reg + 1 mam)
(Source)

7 2 word x 20 = 40 mec

Total time in Execution cycle - 40+80+40 - 160 ngec.

Difference = 160 - 120 = (40 ngec) Ang





Consider a computer with 34 bits instruction and 14 bits addresses. If there are 60 2 - address instruction and 60000 - address instruction then, how many maximum 0 - address instruction can be formulated?

- A 65536 K
- B 8576 K
- c 16384 K

D none




Instruction Size = 34bit

AF = 14bit

2AI Operation = 60

LAI operation = 65000



Expand opcode Technique.

Total # operation in 
$$2AI = 26 = 64$$
 operation | Instruction. GIVEN  $2AI = 60$ 

#Free opcode Abter Allocating 1AI = 64-60 = (4)

OPLODE AFI
2064 146it

Increment bit in oblode

= Free oblode x 2

In lat Total # obseration =  $4\times2^{20-6}$  =  $4\times2^{16}$  = 65536. Operation

Given LAT = 65000.

# Free opcode After Allocating IAI = 65536-65000 = 536.

OPCOPE

34-20

OAI = 536 X 2

=) 536×16×K

=8576 k.



If an opcode is of 4 bit then, how many maximum minimum type of instruction supported by CPU?

n bit opcode con Pentorm 2º operation.



