

# COMPUTER SCIENCE



## Computer Organization and Architecture

Cache Memory

Lecture\_01

Vijay Agarwal sir





**TOPICS  
TO BE  
COVERED**

**o1**


**Memory Hierarchy**

**o2**

**Cache Memory**

- ① Introduction of CoA
- ② Machine Instrn & AM
- ③ Floating Point Representation
- ④ ALU Data Path & Control Unit
- ⑤ PIPE LINING.
- ⑥ CACHE memory.

# Memory



Q) Memory 256KB then Address Size ?

Sol<sup>n</sup>

256KB.

$$2^8 \cdot 2^{10} \times 8 \text{ bit}$$

$$2^{18} \times 8 \text{ bit}$$

$$\text{Address} = 18 \text{ bit.}$$



$$2^1 = 2$$

$$2^2 = 4$$

$$2^3 = 8$$

$$2^4 = 16$$

$$2^5 = 32$$

$$2^6 = 64$$

$$2^7 = 128$$

$$2^8 = 256$$

$$2^9 = 512$$

$$2^{10} = 1024 [1K]$$

$$2^{10} = 1K (kilo)$$

$$2^{20} = 1M (mega)$$

$$2^{30} = 1G (Giga)$$

$$2^{40} = 1T (Tera)$$

$$2^{50} = 1P (Peta)$$

$$2^{60} = 1E (Exa)$$

$$1msec = 10^{-3} sec$$

$$1\mu sec = 10^{-6} sec$$

$$1nsec = 10^{-9} sec.$$



Word  
Addressable


[eg 8G Words]

Byte  
Addressable

[eg 8G Byte]


# Memory Hierarchy

- Hierarchy design organize the system supported memory into 4 levels to minimize the Accessing times. They are:





Performance  $\propto \frac{1}{\text{Execution Time}}$ .





$$\text{Hit Ratio} = \frac{\text{Number of Hit}}{\text{Total Number of Access}}$$


eg) If Cache Hit Ratio 80%.

→ ie out of 100, 80 Time there is Hit in Cache.


[Reference found in Cache].


















# Memory

- CPU generate Request initially Refer to the Cache.
- If the Reference [Respective Data] found in the Cache that is Called Cache Hit [operation is Called Hit] then Respective Data give from Cache to CPU in the form of Words.
- If the Reference is Not found in the Cache, that is known as Cache Miss, then Reference forwarded to Main Memory.



# Memory

• If the Reference found in the Main Memory then it's called MM Hit @ Page Hit. then Respective Data given from Main Memory to Cache in the form of blocks, & Cache to CPU in the form of words.

• If the Reference is Not found in the Main Memory that is called MM Miss @ Page fault then Reference forwarded to secondary memory.

(Note) Secondary Memory is the Last Level of Memory in which Hit Ratio always 1.




# Memory

So Respective Data is transferred from Secondary Memory to Main Memory in the form of Pages, Main Memory to Cache Memory in the form of Blocks, then Cache Memory to CPU in the form of Words.

- The Process of transfer the Data from Main Memory to Cache Memory is called 'Mapping'.

# Memory





## Average Memory Access time [T<sub>avg</sub>]

$$T_{avg} = \underset{[H]}{\text{Hit}} \times \text{Time taken by memory when there is a Hit} + (1-H) \left[ \text{Time taken by memory when there is a Miss} \right]$$



Q. Consider CPU generate 100 Request. out of 100  $\Rightarrow$  90 times Hit & 10 times Miss. When there is Hit then time taken is 20 nsec, & when there is a Miss then time taken is 150 nsec

Calculate the Avg?

Sol<sup>n</sup> Total CPU Request = 100

Hit = 90 Times

Miss = 10 Times

Hit will takes = 20 nsec

Miss will takes = 150 nsec

$$\text{Total Time} = 90 \times 20 + 10 \times 150$$

$$= 1800 + 1500$$

100 Request

$$\text{Total Time} = 3300 \text{ nsec}$$

$$\text{Avg} = \frac{3300}{100} = 33 \text{ nsec Avg}$$

Total CPU Request = 100.

Hit = 90 times Miss = 10 Times

$$\text{Hit Ratio} = \frac{90}{100} = 0.9$$

$$\text{Miss Ratio} = 1 - 0.9 \quad (1 - H) = 0.1$$

$$\text{Avg} = H \times \text{Time Taken when there is a Hit} + (1 - H) \left[ \text{Time taken when there is a Miss} \right]$$

$$\Rightarrow 0.9 \times 20 + 0.1 [150]$$

$$\Rightarrow 18 + 15$$

$$\text{Avg} = 33 \text{ nsec}$$

$$\frac{10}{100} = 0.1$$



Q.2 Consider CPU generate 400 Request. out of 300 times Hit  
 100 times Miss. When there is Hit then time taken  
 is 20nsec, & when there is a Miss then time taken is 150nsec  
 Calculate the Tavg?

Sol<sup>n</sup> Total CPU Request = 400

Hit = 300

Miss = 100

Hit will takes = 20nsec

Miss will takes = 150nsec

$$\text{Total Time} = 300 \times 20 + 100 \times 150 \\ = 6000 + 15000$$

For 400 req: Total Time = 21000ns

$$T_{avg} = \frac{21000}{400} = 52.5 \text{ nsec}$$

Total CPU Request = 400

Hit = 300 Miss = 100

$$\text{Hit Ratio} = \frac{300}{400} = 0.75$$

$$\text{Miss Ratio} = (1-H) = (1-0.75) \\ = 0.25$$

$$\frac{100}{400} = 0.25$$


(or)

$$T_{avg} = H \times \text{Time Taken when there is a Hit} + (1-H) \left[ \text{Time taken when there is a Miss} \right] \\ \Rightarrow 0.75 \times 20 + 0.25 \times 150 \\ \Rightarrow 15 + 37.5$$

Tavg = 52.5ns Ans



CPU  $\leftrightarrow$  Cache  $\leftrightarrow$  MM  $\leftrightarrow$  SM



# Type of Memory Org


- ✓ 1. Simultaneous Access Memory Org.
- ✓ 2. Hierarchical Access Memory Org.



# Type of Memory Org




1. Simultaneous Access Memory Org. : (Both Memory Access Simultaneously/Parallely)



# Type of Memory Org



## 1. Simultaneous Access Memory Org.




In the Simultaneous Access org ALL the Level of Memory is Directly Connected to CPU. But follow in Sequence (Access in a sequence) - When there is a Miss in Level 1 Memory then Reference forward to Level 2 Memory. When there is a Hit in Level 2 Memory, then Directly Data is transferred from Level 2 to CPU without Copying into Level 1 Memory.



# Type of Memory Org



## 1. Simultaneous Access Memory Org.



When there is a Miss in Level 1 & Level 2 Memory & Hit in Level 3 Memory then Directly Data is transferred from Level 3 Memory to CPU without Copying into Level 1 & Level 2 Memory.




# Type of Memory Org



$h_i$ : Hit Ratio of Level  $i$

$(1-h_i)$ : Miss Ratio of Level  $i$ .

## 1. Simultaneous Access Memory Org.



Here  $H_1, H_2, H_3, \dots, H_n$  are Hit Ratio of  
 $T_1, T_2, T_3, \dots, T_n$  are the Access of Respective  
level memory.

The Time to Required to Access (Read/Write) 1 word  
from memory

$$T_{avg} = h_1 t_1 + (1-h_1) h_2 t_2 + (1-h_1)(1-h_2) h_3 t_3 + \dots \\ \dots (1-h_1)(1-h_2)(1-h_3) \dots (1-h_{n-1}) h_n t_n$$


$H_n = 1$  Last Level Hit Ratio = 1



# Type of Memory Org



## 2. Hierarchical Access Memory Org.




- In the Hierarchical Access CPU is Communication with only Level 1 Memory.
- If there is a Miss in Level 1 Memory & Hit in Level 2 Memory then first Data is transferred from Level 2 Memory to Level 1 Memory then Level 1 Memory to CPU.



# Type of Memory Org



## 2. Hierarchical Access Memory Org.




When there is a Miss in Level 1 & Level 2 memory & Hit in Level 3 memory then firstly Data is transferred from Level 3 [L3] memory to Level 2 [L2] memory then Level 2 [L2] memory to Level 1 [L1] memory then from Level 1 [L1] memory to CPU.



# Type of Memory Org



## 2. Hierarchical Access Memory Org.



$$T_{avg} = H_1 T_1 + (1 - H_1) H_2 (T_2 + T_1) + (1 - H_1) (1 - H_2) H_3 (T_3 + T_2 + T_1) + \dots + (1 - H_1) (1 - H_2) (1 - H_3) \dots (1 - H_{n-1}) H_n [T_n + T_{n-1} + \dots + T_3 + T_2 + T_1]$$

$H_n = 1$  last Level Hit Ratio = 1.

Note If in a Question Mentioned the keyword 'Hierarchical Access' @ Level of Access @ Hierarchical Meaning then Using Hierarchical Access.



Q.

Calculate the average Access time with the cache access time 1ns, and main memory access time 100ns, Hit ratio 90%?  
Using Hierarchical Access?



Soln

$$t_c = 1 \text{ nsec}$$

$$h = 90\%$$

$$t_m = 100 \text{ nsec}$$

$$h = 0.9$$

$$T_{avg} = h \times t_c + (1-h)(t_m + t_c)$$

$$\Rightarrow 0.9 \times 1 + (1-0.9)(100+1)$$

$$= 0.9 + (0.1)(101)$$

$$= 0.9 + 10.1$$

$$= \underline{\underline{11 \text{ nsec}}}$$
 Ans

Q.

In a 2 level memory, level 1 memory is 5 times faster than level 2. and its access time is 10ns < Average Access Time. Let level 1 Access time is 20ns, What is the hit ratio? Using simultaneous Access org?



Soln

Perform  $\propto \frac{1}{ET}$   
ance

$L_1 \Rightarrow T_1$

$L_2 \Rightarrow T_2$

$$5 = \frac{PL_1}{PL_2} = \frac{1/T_1}{1/T_2}$$

$$5 = \frac{T_2}{T_1}$$

$$T_1 = T_{avg} - 10$$

$$T_2 = 5 \times T_1$$

$$T_{avg} = T_1 + 10$$

$$T_2 = 5 \times 20$$

$$T_2 = 100 \text{ nsec}$$

$$T_1 = 20 \text{ ns}$$

$$T_{avg} = T_1 + 10 \Rightarrow 20 + 10$$

$$T_1 = 30 \text{ nsec}$$

$$T_{avg} = h \times t_c + (1-h) t_m$$

$$30 = H \times 20 + (1-H) 100$$

$$30 = 20H + 100 - 100H$$

$$80H = 70$$

$$H = \frac{70}{80} = 0.875$$

$$\Rightarrow 87.5\% \text{ Avg}$$



Q.

Consider a system with 2 levels. Level 1 Access time is 20ns Level 2 Access time = 150ns  $T_{avg} = 30$  using simultaneous Access.



(i) What is the Hit Ratio?

(ii) If the Hit Ratio is mode to 100% then what is the Access time of  $L_1$  &  $L_2$  Memory?

Q.

If the above Question if  $T_{avg}$  is increased by 10% then what is % of change in Hit Ratio?



PART II



Q.



Assume that for a certain processor, a read request takes 50 nanoseconds on a cache miss and 5 nanoseconds on a cache hit. Suppose while running a program, it was observed that 80% of the processor's read requests result in a cache hit. The average read access time in nanoseconds is 14 nsec Avg [GATE - 2015]

$$\text{Hit Ratio} = 80 = 0.8$$

$$\text{Miss Ratio} = (1 - 0.8) = 0.2$$

When there is hit

$$\text{Time taken} = 5$$

When there is a

$$\text{Miss time taken} = 50$$

$$T_{\text{avg}} = 0.8 \times 5 + 0.2 \times 50$$

$$= 4 + 10$$

$$= 14 \text{ nsec (Avg)}$$

Avg (14)



**THANK  
YOU!**

