COMPUTER SCIENCE



Computer Organization and Architecture

Machine Instruction and Addressing Modes



Lecture_06

Vijay Agarwal sir





Expand Opcode Technique

Addressing Modes



- Machine Instruction
- Instruction Format
- - 1) Stack Raged org.
 (2) Accumbatur Baged org.
 (3) Cremeral Register org.



Expand obcode Technique:

.

Expand Opcode Technique



Expand Opcode Technique

Expand opcode length is required in the fixed length instruction supported CPU Design to implement the various instruction with different formats.

Variable Length Instruction Supported CPU Design

OPCODE = 8 bit


Address field = 8 bit

(i) 1 Address Instruction Design:





(ii) 0 Address Instruction Design:




Fixed Length Instruction Supported CPU Design




$$OPCODE = 8 bit$$

$$A.F = 8 bit$$

(i) 1 Address Instruction Design:



(ii) 0 Address Instruction Design:



Expand Opcode Technique



- Primitive instruction means smallest opcode instruction.
- Step 1: Identify the primitive instruction in the CPU.
- Step 2: Calculate the total number of possible operation.
- Step 3: Identify the free opcode after allocating the existed instruction
- Step 4: Calculate the number of Derived instruction possible by multiply

Free opcode × 2 Increment bit in opcode



Consider a processor which support 6 bit instruction and 4 bit address field. If there exist 2 one address instruction then how 00 USED many 0 address instruction can be formulated?




00000

Free =
$$4-2=(2)$$

Free optimize χ 2 Increment by in optimize χ Total #operation in DAT = χ 2 χ 2 χ = χ 2 χ 2 χ = χ 2 χ 2 χ



Consider a processor which support 6 bit instruction and 4 bit address field. If there exist 2 one address instruction then how many 0 address instruction can be formulated?







$$2^{6} = 2 \times 2^{4} + \times$$
 $64 = 32 + \times$
 $X = 64 - 32 = (32)$



Consider a processor which contain 8 bit word and 256 word; memory. It support 3 word instruction. If these exist 254 2-address instruction and 256 1-address instruction then how many 0 address instruction can be formulated?






$$\frac{24}{2} = 254 \times \frac{8}{2} \times \frac{8}{2} + 256 \times \frac{8}{2} + \frac{1}{2}$$



Consider a processor with 16 bit instruction. Processor has 15 registers and support 2 address instruction and 1 address instruction. If processor support 256 1-address instruction then number of 2-address instruction are



Solution(c): 240



15 register = 2^4 \Rightarrow Register A.F = 4 bit



OPCDE field =
$$16 - (4 + 4) = 8$$
 bit
So total number of 2 address instruction = $2^8 = 256$
Let 'x' 2 address instruction used

Number of free opcode = $(2^8 - x)$

1 Address field

= 240



OPCODE	A.F
12 bit	4 bit

Total no of 1 address instruction =
$$(2^8 - x) \times 2^{12-8}$$

 $[2^8]256 \Rightarrow (2^8 - x) \times 2^4$
 $2^4 = 2^8 - x$
 $x = 2^8 - 2^4 \Rightarrow 256 - 16$


Q.


A processor has 16 register (R0, R1,, R15) and 64 floating point registers (F0, F1, F63). It uses a 2-byte instruction format. There are four categories of instructions: Type-1 Tpye-2 Type-3 and Type-4. Type-1 category consists of four instructions, each with 3 integer register operands (3Rs) Type-2 category consists of eight instructions, each with 2 floating point register operands (2fs). Type-3 category consist of fourteen instructions, each with one integer register operand and one floating point register operand (1R + IF). Type-4 category consists of N instructions, each with a floating point register operand (FR). The maximum value of N is _____.

16 Repister = MReg = 4bit [GATE-2018:2 Marks]

Gy Flooring Register - FR = 6bit

TN37" = 2Ryle = 2X8 = 16bit





lypey Euxther Derived #operation = =2X2Y=2 Types Clobit - Types: 4

Types: 4

Type2: 8
Pointive.

Type?

Type?

Type?: 14

Derived

Typey

OP FR

(Jobit) 6

Type L

#operation = 8×2 = $8 \times 2^{\circ} = 8 \times 1$ Given = 4×2 Given = 4×2 Free = 4×2 $= 8 \times 2^{\circ} = 8 \times 1$ $= 8 \times 2^{\circ} = 8 \times 1$

3 Type 3 throation = 4x2 =4X22 Given = 14 Fore = 16-14=(2)

Further Derived

Type 4

10-6

#operation = 2x 2

= 2x 24

= 2x And

Type3 Primitive (4bit) 1y/e2:8 Type?: 14 Derived Euxtre Derived Primitive.

> $2^{6} = 4 \times 2^{12} + 8 \times 2 + 14 \times 2^{10} + 11 \times 2^{6}$ = 2 [4 x2 + 8x2 + 14x2 + N]

ypey



A processor has 64 registers and uses 16-bit instruction format. It has two types of instructions: I-type and R-type. Each I-type instruction contains an opcode, a register name, and a 4-bit immediate value. Each R-type instruction contains an opcode and two register names. If there are 8 distinct I-type opcodes, then the maximum number of distinct R-type opcodes is 14.


[GATE-2020 : 2 Marks]

Q.

Consider a 16 bit hypothetical processor which support 1 word long instruction. Processor has 30 registers and 4KB of memory size. If there exists '11' 2 address register reference instruction and '10' 1 address memory reference instruction. then how many '0' address instruction can be formulated/supported?

$$1/2^{16} = 11\times2^{5}\times2^{5} + 10\times2^{12} + 10$$





C-16bit

Q.

Consider a 16 bit hypothetical processor which support 1 word long instruction. Processor has 30 registers and 4KB of memory size. If there exists '11' 2 address register reference instruction and '10' 1 address memory reference instruction. then how many '0' address instruction can be formulated/supported?

Instruction Size = | Word = 165it

30 Register
$$\Rightarrow$$
 Reg AF = $56it$

Memory = $4kB = 2^2$ Byke \Rightarrow AF = $126it$

OP Reg Reg

OP Mem

OP were

OP Mem

OP LEG Reg


OP Mem


C-166it


OP LEG Reg

OP Mem

C-166it







3 further Degived.

O Brimitive # observation =
$$2^{4}$$
 = 16
Given Mann Rel = 10
Free = $16-10=6$

Derived: Total #operation =
$$6x2^{6-4}$$
 = $6x2^2$ = (24)

Free observed = $24-11=(13)$

Consider a processor with 11 bit instruction, the size of address; fields is 4bits. The computer uses expanding opcode technique and has '5' two(2) address instruction and '32' one(1) address instruction. Then the number of Zero address instruction it can support is_

OP

#operation = $2^3 = 8$. Given = 5 Fore = 8-5 = 3.


73x24 Given= 32 = 48. Foee = 48-32

[GATE: 2 Marks]

#down = 3×2 #downation = 16×2 = 16X 24 = 16X/6 = 258. Ang

Consider a processor with 11 bit instruction, the size of address fields is 4bits. The computer uses expanding opcode technique and has '5' two(2) address instruction and '32' one(1) address

instruction. Then the number of Zero address instruction it can



Q.

Consider a processor with 11 bit instruction, the size of address fields is 4bits. The computer uses expanding opcode technique and has '5' two(2) address instruction and '32' one(1) address instruction. Then the number of Zero address instruction it can

support is _ Degive further Derived. 2 = 5x2x2 + 32x2 + xX = 2 - 28 X 7 [256X 7] $2' = 5x2^8 + 2x2'x2' + X$ 2" =5x28+2x28+X 2 = 28 [5+2] +X

Addressing Modes (AM)



Addressing is a technique used to Calculate the Effective Address [EA]

Addressing Mode Show the Way Whose the Required Object is Present

Addressing Mode Show the Way. How to get openand.



Effective Address [EA] is the actual address of the Object.

Object May be Instruction @ DATA.

The output of Addressing Mode is Effective Address.

7 Memory Address


Address:

Register Address

2 Immediate field [Gustant]

WHEN AM ?

1) Fetch Cycle: [Mem to CPV[IR].




OPCODE MODE Address

Executecycle


Decoder

OAC: Operand Address Calculation 'OF: openand Fetch DP&RS: Data Processing & Regult Storage.

How to get obenand.







How to use this Penister Address field Reprister Address field Memory Address




Addressing Mode show the way where the Required Object is Present GB Location of Required object.

- 1) Data Centric AM [Sequential Control Flow AM] Lifocus Bn DATA!
- 2 Instruction Centric AM [Transfer of Control Flow AM]
 Li Focus on 'Instruction'



AM in the Instruction is Implemented with the Help of 'MODE Field



(Note) In the computer Data Present in either Register (06) Memory. Based on that there are various type of Address in Mode.



- 1) Immediate AM.
- 2) Direct Abos lute AM.
- 3 Mennoy Indirect AM.
- (4) Registen Direct AM
- (5) Register Indirect AM

- 6) PC-Relative AM
- @ Rosed Register AM.
- (8) Indexed Register AM.
- 9) Implied Implict AM
- (10) Auto Decoment AM.
- (1) Auto Increment AM.




Symbol's of AM.

Symbol's	AM.
T@#	Immediate AM
[]	Direct AM.
	Indirect AM.
Reg Name	Register AM.
Index Reg Name	Indexed Ry AM.

Pw

- Immediate
- Direct
- Indirect
- Register
- Register Indirect
- Displacement
- Stack



Addressing	Effective	Content		Address	Memory	
Addressing Mode	Address	Content Of AC	PC = 200	200	Load to AC	Mode
Direct address				201	Address = 5	00
Direct address			R1 = 400	202	Next instruct	ion
Immediate Operand						
			XR = 100			
Indirect				399	450	
Address			AC	400	700	
Relative address						
Indexed address			1	500	800	
Register				600	900	
Register Indirect				702	325	
Autoincrement				800	300	
Autodecrement				Numerical example f	or addressing mo	xdes.

Addressing Mode	Effective Address	Content Of AC
Direct address	500	800
Immediate Operand	201	500
Indirect Address	800	300
Relative address	702	325
Indexed address	600	900
Register		400
Register Indirect	400	700
Autoincrement	400	700
Autodecrement	399	450

l
AC

Address	Memory	
200	Load to AC	Mode
201	Address = 500	
202	Next instructi	on
399	450	
400	700	
500	800	
600	900	
702	325	
800	300	

Numerical example for addressing modes.

Eight addressing modes for the load instruction



Mode	Assembly Convention	Register Transfer
Direct address	LD ADR	$AC \leftarrow M[ADR]$
Indirect address	LD @ADR	$AC \leftarrow M[M[ADR]]$
Relative address	LD \$ADR	$AC \leftarrow M[PC + ADR]$
Immediate operand	LD#NBR	AC ← NBR
Index addressing	LD ADR(X)	$AC \leftarrow M[ADR + XR]$
Register	LD R1	AC ← R1
Register indirect	LD (R1)	$AC \leftarrow M[R1]$
Autoincrement	LD (R1)+	$AC \leftarrow M[R1], R1 \leftarrow R1 + 1$



In which of the following addressing modes, operand is NOT A part of instruction?

[MSQ]



A Immediate

B Direct

c Indirect

D Register

