

COMPUTER SCIENCE



Computer Organization and Architecture

Introduction of COA

Lecture_04



Vijay Agarwal sir

An orange diamond-shaped sign with a black border, mounted on a white pole. Below the sign are two orange and white striped traffic barriers with black bases and two yellow lights on top.

TOPICS
TO BE
COVERED

o1

Memory Concept

o2

System Bus



Introduction of COA Generation CO & CA


Component of the Computer

- CPU
- memory
- I/O

Instruction Cycle.

- ① Fetch Cycle [Mem to CPU (IR)]
- ② Execute Cycle

Instruction Cycle With Interrupt



Memory

cell's

unique No


⇓

Addresses

Control
Signal

RD

WR



$$2^n \times m$$

n : # of Address line (A.L)

m : # of Data line (D.L)

Address line Capacity of memory cells.

② 1k Byte

$$2^{10} \times 8 \text{ bit}$$

10bit Address line (A.L)

8bit Data line (D.L)

2^{10} Memory Cells are Present.
10bit Address Required to Represent any cell.



$$N \times m$$

N : # Memory Cells.

m : # Data line.

② 1k Byte

$$2^{10} \times 8 \text{ bit}$$

N : 2^{10} [1024] Cells [0-1023]

m : 8 bit

eg

50

↓

$$\lceil \log_2 50 \rceil$$

↓

6 bit

$$50 = 2^n$$

$n = 6 \text{ bit}$ Ans

$$2^1 = 2 \quad [0-1]$$

$$2^2 = 4 \quad [0-3]$$

$$2^3 = 8 \quad [0-7]$$

$$2^4 = 16 \quad [0-15]$$

$$2^5 = 32 \quad [0-31]$$

$$2^6 = 64 \quad [0-63]$$

$$2^7 = 128$$

$$2^8 = 256$$

$$2^9 = 512$$

$$2^{10} = 1024$$

$$2^{10} = 1K$$

$$2^{20} = 1M$$

$$2^{30} = 1G$$

$$2^{40} = 1T$$

$$\textcircled{1} \quad 70 = \textcircled{2^n} = 7 \text{ bit}$$

$$\textcircled{2} \quad \underline{110} = 7 \text{ bit}$$

$$\textcircled{3} \quad 38 = 6 \text{ bit}$$

$$\textcircled{4} \quad 45 = 6 \text{ bit}$$

$$\textcircled{5} \quad 51 = 6 \text{ bit}$$

$$\textcircled{6} \quad 90 = 7 \text{ bit}$$

$$\textcircled{7} \quad 32 = 5 \text{ bit}$$



()₁₆ or 0x
Hexa Decimal

1M Byte. 0x 000000


$2^{20} \times 8\text{bit}$

20 bit Address line

8 bit Data line

2^{20} Memory cells

20 bit Address Required to represent any cell.
 $FFFF_{16}$ $2^{20}-1$



$$2^{10} \times 2^6$$

64k Byte

$$2^{16} \times 8\text{bit}$$

16 bit Address line

8 bit Data line.

2^{16} Memory Cells.

16 bit A.L Required to represent any Cells.

0000

Cells.



64KB

Unique Number
↓
Address

Control Signals.


\overline{RD}
(Read)

\overline{WR}
(Write)



8 Byte → 8bit
16 Byte
1k Byte
1m Byte
4G Byte
16G Byte





Based on the Cell Size Memory Configuration is Divided into 2 Type.

- ① Byte addressable Memory
- ② Word Addressable Memory




① Byte Addressable Memory : When the Cell Size is '8bit' then corresponding address is called Byte addressable Memory.

eg

(2^2)	4×8	2 bit Address
(2^4)	16×8	4 bit "
(2^6)	64×8	6 bit "
(2^8)	256×8	8 bit "
(2^{10})	$1K \times 8$	10 bit "
(2^{20})	$1M \times 8$	20 bit "
(2^{30})	$1G \times 8$	30 bit "
(2^n)	$2^n \times 8$	n bit Address

Byte address {cell size is 8bit}



② Word Addressable Memory: When the Cell Size is given in the form of Words [word length] then Corresponding Address is Word Addressable memory Cell Size.

- eg
- (2^2) $4 \times W$: 2 bit Address
 - (2^4) $16 \times W$: 4 bit
 - (2^6) $64 \times W$: 6 bit
 - (2^8) $256 \times W$: 8 bit
 - (2^{10}) $1K \times W$: 10 bit
 - (2^{20}) $1M \times W$: 20 bit
 - (2^{30}) $1G \times W$: 30 bit
 - (2^n) $2^n \times W$: n bit Address
- Word Addressable

(W: Word)

Cell Size Must be a Word.

1 Word
1 Word
1 Word
1 Word
.
.
1 Word
1 Word

Microprocessor (up)	Byte Addressable ^(B)	Word Addressable	1 Word = Word Length
① 8 bit Processor ② 16 bit Processor ③ 32 bit Processor ④ 64 bit Processor ⑤ n bit Processor	8 bit 8 bit 8 bit 8 bit 8 bit <u>8 bit</u> unique meaning ↓ No Ambiguity.	8 bit 16 bit 32 bit 64 bit <u>n bit</u> multiple meaning ↓ Ambiguity.	



64KB

$2^{16} \times \text{Byte}$



$2^{16} \times 8\text{bit}$


64K Words. 0

$2^{16} \times \text{Word.}$



$2^{16} \times ?$

$2^{16}-1$



~~Default~~

Byte Addressable

Word Addressable.

Note

(Data type in Memory is Byte)

Default Configuration in Memory is Byte Addressable

So in the Memory Data always stored Byte Wise.

Note

Default Data type in the CPU is Word. So operation are performed on a CPU Based on Word format.

Note

So To Synchronize the Memory Data type ^(Byte) with a CPU Data type (Word) Memory interfacing will be adjusted by the designer According to the Word length of the CPU. To Access the Data from Memory to CPU in the form of words.

② 16 bit Processor.

Word Length = 16 bit

Operation are performed
on 16 bit Data.

② 32 bit Processor.

Word Length = 32 bit

∴ operation are performed on
32 bit Data.

② 64 bit Processor.

Word Length = 64 bit

∴ operation performed on
64 bit Data.

8086

① 16 bit Processor.

MOV AX [1000]
↑ ↑ ↑
OPCODE Destination Source.

$AX \leftarrow \begin{bmatrix} M[1000] \\ M[1001] \end{bmatrix}$



32bit Processor

MOV EAX [1000]

$EAX \leftarrow \begin{bmatrix} M[1000] \\ M[1001] \\ M[1002] \\ M[1003] \end{bmatrix}$



16bit Processor.

≈ 2Byte.

Little Endian
Big Endian

② MOV AX [2000]

AX: register.


$AX \leftarrow \begin{bmatrix} m[2000] \\ m[2001] \end{bmatrix}$



32bit Processor.


② MOV γ_0 [2000]

AX register.



\approx 4Byte.

Little Endian
Big Endian



Q.

The Capacity of a memory unit is defined by the Number of word Multiplied by the number of bits/word. How many separate address and data lines are needed for a memory of $64K \times 16$?

(a) 8 address, 8 data line

(b) 16 address, 8 Data line

(c) 15 address, 16 Data line

(d) 16 address, 16 Data line

$$\begin{array}{c} 2^6 \times 2^{10} \\ \leftarrow 64K \times 16 \\ 2^{16} \times 16 \end{array}$$

16 bit A.L.

16 bit D.L.

Q.

Consider a system which has 1024 k words. Each word has the size of 32 bits then what is the capacity of memory in MB

(Mega Byte) 4 Ans

1024 k word

$2^{10} \times 2^{10}$ Words

$2^{20} \times 4$ Byte

4 MByte Ans

$$\begin{aligned} 1 \text{ Word} &= 32 \text{ bit} \\ &\approx 4 \text{ Byte} \end{aligned}$$



Q.

The Capacity of a memory unit is defined by the Number of word Multiplied by the number of bits/word. How many separate address and data lines are needed for a memory of $4K \times 16$?

(a) 10 address, 16 data line

(b) 11 address, 8 Data line

☒ (c) 12 address, 16 Data line

(d) 12 address, 12 Data line

[GATE-2 Marks]

$$4K \times 16$$

$$2^{12} \times 16$$

12 bit Address line
16 bit Data line



1 km = 1000 meter

Kilometer \longrightarrow Meter

meter \longrightarrow Kilometer (km)

Word Size (word length) Given

Word \longrightarrow Byte

Byte \longrightarrow Word.

Q.

A processor can support a maximum memory of 4GB, where the memory is word-addressable (a word consists of two bytes). The size of the address bus of the processor is at least ____ bits.



$$4\text{GByte} \Rightarrow 2^2 \cdot 2^{30} \text{Byte}$$

[GATE-2016]

$$2^{32} \text{Byte}$$



$$\text{Address} = 32 \text{ bit}$$

But, Read Question Carefully.

Q.




A processor can support a maximum memory of 4GB, where the memory is word-addressable (a word consists of two bytes). The size of the address bus of the processor is at least 31 bits.

Memory : word Addressable [GATE-2016]

1 Word = 2 Byte.

2 Byte \Rightarrow 1 Word

Ans (31).



2G Words.

$2^1 \cdot 2^{30}$ Words

2^{31} Word

31 bit Ans



1 Byte = 8 bit

4 Byte = $4 \times 8 = 32$ bit

OR

32 bit \approx 4 Byte

1 Byte \approx 8 bit

OR

8 bit \approx 1 Byte



Consider a 32 bit Hypothetical processor which support 128 MByte memory. System is enhanced (New Design) with a word addressable memory. Then how many address lines are required in the new system?

128 MByte

128 MByte

New Design
Word Addressable

32M x 4Byte

32M Words

2^{25} Word \Rightarrow Address = 25 bit

New Design.

Word Addressable

1 Word = 32 bit \approx 4 Byte.

1 Word = 4 Byte. \Rightarrow 4B = 1 Word



Consider a 32 bit Hypothetical processor which support 128 MByte memory. System is enhanced (New Design) with a word addressable memory. Then how many address lines are required in the new system?

128 MByte.

128 MByte

New Design
Word Addressable

$$\frac{128 \text{ MB}}{4 \text{ B}} \text{ Words}$$

32 MWords.

$$2^5 \cdot 2^{20} \text{ Word}$$


$$2^{25} \text{ Words} \Rightarrow \text{Address} = \underline{25 \text{ bit}}$$

New Design.

Word Addressable.

$$1 \text{ Word} = 32 \text{ bit} \approx 4 \text{ Byte.}$$

$$1 \text{ Word} = 4 \text{ Byte.} \quad \text{or } 4 \text{ B} = 1 \text{ Word}$$



Word Addressable

1 Word = 32bit

2^{27} cells
1 cell = 8 bit = 1 Byte

2^{27} Byte

↓

128 MByte

2^{25} Cells

1 Cells = 1 Word = 32 bit = 4B

$2^{25} \times 4$ Byte

2^{27} Byte

128 MByte

2^{25} word

32M word

Byte Add.

$\rightarrow 2^{27} \text{ Byte } [128 \text{ MB}]$
 $2^{25} \times 2^2 \text{ Byte}$

\Downarrow

$2^{25} \times 4 \text{ Byte}$

2^{25} Words
or
 32 MWord

Word Addressable

$\rightarrow 2^{25} \text{ Words } [32 \text{ MWords}]$

1 Word = 4 Byte

$2^{25} \times 4 \text{ Byte}$

2^{27} Byte

128 MByte



Consider a 64 bit Hypothetical processor which support 2G words memory. System is enhanced (New Design) with a Byte addressable memory. Then how many Extra address lines are required in the new system?



3 bit

OLD Design

2G words

2^{30} words

2^{31} words

Address = 31 bit

Ans (3)



Consider a 64 bit Hypothetical processor which support 2G words memory. System is enhanced (New Design) with a Byte addressable memory. Then how many Extra address lines are required in the new system?

2G words

New Design : Byte Addressable.

1 Word = 64 bit \Rightarrow 8 Byte.

1 Word = 8 Byte

2G words $\Rightarrow 2G \times 8 \text{ Byte}$


$\Rightarrow 16G \text{ Byte} \Rightarrow 2^4 \cdot 2^{30} B$

$\Rightarrow 2^{34} \text{ Byte} \Rightarrow \text{Address} = 34 \text{ bit}$

Extra = $34 - 31$

= 3 bit

Ans



2G Words

2^{31} Words



1 Word = 8 Byte

$2^{31} \times 8$ Byte

$2^{31} \times 2^3$ Byte

2^{34} Byte

16G Byte
 2^{34} Byte

1 Word = 8 Byte

$\frac{16 \text{ G Byte}}{8 \text{ Byte}}$ Word

2G Words

2^{31} words



**THANK
YOU!**

