COMPUTER SCIENCE Corganization



Cache Memory

Lecture_01







Memory Hierarchy

Cache Memory



- 1 Introduction of COA
- 2 Machine Instr & AM
- 3 Floating Point Representation
- 1 ALU Data Path & Control Unit
- 5 PIPE LINING.
- 6 CACHE Memory.



Cells	
	unique number Address.
	Address.



(a) Memory 256KB then Address Size?

(Sali)

256 KB.
28.2° X 8 bit
218 X 8 bit
Address=18 bit.

.





Word

(Se 8 C Monds)


Byte
Addressable

(es &GRyte)

Memory Hierarchy




Hierarchy design organize the system supported memory into 4 levels to minimize the Accessing times. They are:





Performance of 1 Execution Time.




Hit Ratio = Number of Hit
Total Number of Access.

(B) If Couve Hit Ratio 80%.


Lie out of 100, 80 Time there is Hit in Cache.


[Reference found in Cache].




*

.









- · CPU generate Request initally Reber to the Counc.
- · If the Reference [Respective Data] found in the Cache that is Called Carche Hit [operation is Called Hit] then Respective Data give from Carche to CPU in the form of Words.
- . If the Reference is Not bound in the Cache, that is known as Cache Miss, them Reference bornsorded to Main Memory.



·If the Reference bound in the Main Memory than its called MM Hit 60 Page Hit. them Respective Data given from Main Memory to Cache in the form of blocks, I Cache to CPU in the form of blocks, I Cache to CPU in the form of words.

If the Reference is Not-bound in the Main Memory that is called Mm Miss @ Page fault than Reference Consorded to secondary Memory.


(Note) Secondary Memory is the Lost Level of Memory in Which Hit Ratio always I.



so Respective Data is toansferred from Secondary Memory to Main Memory in the form of Pages, Main Memory to Cache Memory in the form of Blocks, then Cache Memory to CPU in the form of Woods.

. The Process of transfer the Data from Main Memory to Cathe Memory is Called 'Mapping'





Average Mennony Access time [Taug]

(9) Consider CPU generate 100 Request. Out of 100 =) 90 times Hit & 10 times Miss. When there is tit then time taken Calculate the Top9? (Sol") Total CPU Request = 100 Hit = 90 Times Miss = 10 Times Hit will takes = 20 vgec Miss will takes: 150 MgCC Total Time = 90×20 + 10×150 = 1800 + 1500Total Time = 3300 ngec

is 20 nsec, & when there is a Miss then time token is 15 onsec 100 = 0.T Total CPU Request=100. Hit = 90times | Miss = 10 Times Miss = 1 - 0.9 (1 - H)Ratio = 0.1Hit Ratio = 90 = 0.9 Tayg = HX Time Takenwhen + (1-H) (Time-taken when there is a Hit => 0.9x20 + 0.L(150) 718+15 by= 33 mec


(9) Consider CPU generate 400 Request. Out of 300 times Hit 100 times Miss. When there is Hit then time taken is 20 nsec, & when there is a Miss then time taken is 15 onsec Calculate the Top9? (Sor) Total CPU Request = 400 HH = 300 Miss = 100 Hit will takes = 20 vgec Miss will takes : 150 MgCC Total Time: 300 x 20 + 100 x 150 =6000+15000Total Time = 21000 mg

lavy - 21000 = 52.5 mgc

100-025 Total CPV Request = 400 Miss = 100 Hit = 300 Hit Ratio = $\frac{300}{400} = 0.75$ Miss = (1-H) = (1-0.75)Tayg = HX Time Takenwhen + (1-H) (Time-taken)
When there is a Hit a Miss 7.75×20 + .25×150 7 15+37.5

Toy9 - 52.519 12








- 1. Simultaneous Access Memory Org.
- 2. Hierarchical Access Memory Org.




1. Simultaneous Access Memory Org.: (Both Memory Access Simultaneously Parallely






Simultaneous Access Memory Org.



In the Smultanews Access on ALL the Level at Memory is Directly Connected to CPU. But ballow in Sequence (Acces in a -when there is a Miss in level I Memory than Reference bonnoord to level 2 Memory. When there is a Hit in Level 2 Memory than Dispectly Data is transferred from Level 2 to CPU Without Copying into Level 1 Memory.



1. Simultaneous Access Memory Org.




When there is a Miss in Level 2 Level 2 Memory of Hit in Level 3 Memory than Directly Data is transferred from Level 3 Memory to CPU Without Copying into Level 4 Level 2 Memory.



hi: Hit Ration of Level i

(1-Hi): Miss Ratio ob Level i.

1. Simultaneous Access Memory Org.



Here H. H2 Hs. . . He are Hit Ration of
TI, T2, Ts. . . . To are the Access of Respective
Level Memory.

The Time to Required to Access [Read work] I wood


The Time to Required to Accors [Read write] I word from Memory

Tang = hiti+ (1-hi) h2t2+ (1-hi) (1-h2) h3t3+... (1-hi) (1-h2) (1-h3)....(1-hn-1) Hn tn.

Hr=1 tosFlevel hil Rahid=1



2. Hierarchical Access Memory Org.




. In the Hierarchical Access CPU is Communication with only Level I Memory.

If there is a Miss in Level I Menning of Hit in Level 2 Memory then first Data is transferred from Level 2 Memory to Level I Memory to Level I Memory to CPU.



Hierarchical Access Memory Org.



When there is a Miss in Levell plevel 2 momony & Hit in Level 3 Memory then firstly Data is transferred from Level 3 [13] Memory to Level 2 [12] Memory to Level 2 [12] Memory to Level 2 [1] Memory then from Level 2 [1] Memory to CPU.




2. Hierarchical Access Memory Org.

Tang =
$$H_1T_1 + (1-H_1)H_2(T_2+T_1) + (1-H_1)(1-H_2)H_3(T_3+T_2+T_1) + \cdots + (1-H_1)(1-H_2)(1-H_3)\cdots (1-H_{n-1})H_n(T_n+T_{n-1}+\cdots + T_3+T_2+T_1)$$

The in a Question Metioned the Keyword Microarchical Access 60 Level at Access 60 Microarchical Meanipp them Using Hierarchical Access.







$$\begin{array}{ll}
\text{Som} & \text{tc} = \text{Insec} & \text{h} = 90\% \\
\text{tm} = 100 \text{ Mec} & \text{h} = 0.9
\end{array}$$

$$\begin{array}{ll}
\text{Tang} & = \text{h} \times \text{tc} + (1 - \text{h}) | \text{tm} + \text{tc} \\
\text{= 0.9 x1} + (1 - 0.9) (100 + 1) \\
\text{= 0.9 + (0.1) (101)} \\
\text{= 0.9 + 10.1} \\
\text{= 11 Mee} | \text{fm} |
\end{array}$$

In a 2 level memory, level 1 memory is 5 times faster than level 2. and its access time is 10ns < Average Access Time. Let level 1 Access time is 20ns, What is the hit ratio? Using simultaneous





Consider a system with 2 levels. Level 1 Access time is 20ns Level



2 Access time = 150ns $T_{avg} = 30$ using simultaneous Access.

(i) What is the Hit Ratio?

(ii) If the Hit Ratio is mode to 100% then what is the Access time of L₁ & L₂ Memory?



If the above Question if T_{avg} is increased by 10% then what is % of change in Hit Ratio?







Assume that for a certain processor, a read request takes 50 nanoseconds on a cache miss and 5 nanoseconds on a cache hit. Suppose while running a program, it was observed that 80% of the processor's read requests result in a cache hit. The average read access time in nanoseconds is 14 vsec fix [GATE - 2015]

Hit Ratio =
$$80 = 0.8$$

Miss Ratio = $(1-0.8) = 0.2$

When there is thit
Time taken = 5
When there is 9
Miss timetaken = 50

Tay =
$$0.8 \times 5 + 0.2 \times 50$$

= 14×10

Ang (14).

