

COMPUTER SCIENCE



Computer Organization and Architecture

Cache Memory

Lecture_02

Vijay Agarwal sir



**TOPICS
TO BE
COVERED**

o1

Memory Access

o2


Cache Memory




Memory Hier.

Type of Access.



Memory



Memory



- ① Direct Mapping
- ② Set Associative Mapping
- ③ Fully Associative Mapping





Calculate the average Access time , when the CPU request for the memory 100 times, out of 100 times, 90 times hit & 10 Time miss. If time taken when there is a hit(Each hit) is 20ns & time taken when there is a Miss(Each Miss) is 150ns. ?




Type of Memory Org



1. Simultaneous Access Memory Org. : 2 level

h : Cache Hit Ratio.
 t_c : Cache Access time
 t_m : MM Access time




Word Access
time T_{avg} .

$$T_{avg} = h \times t_c + (1 - h) \times t_m$$

Type of Memory Org



1. Simultaneous Access Memory Org. n Level



$$T_{avg} = H_1 T_1 + (1 - H_1) H_2 T_2 + (1 - H_1)(1 - H_2) H_3 T_3 + \dots + (1 - H_1)(1 - H_2)(1 - H_3) \dots (1 - H_{n-1}) H_n T_n$$

Type of Memory Org



1. Simultaneous Access Memory Org.

1 Word Access time = T_{avg}

$$\text{Data transfer Rate} \\ \left(\begin{array}{l} \# \text{ Words/sec} \\ \text{(Performance)} \\ \text{(efficiency)} \end{array} \right) = \frac{1}{T_{avg}}$$

Remember

$$\text{Avg Instn ET} = 5.51 \times 10^{-9} \text{ sec.}$$

$$1 \text{ Instn ET} = 5.51 \times 10^{-9} \text{ sec.}$$

In 1 Sec \Rightarrow How many # Instn

$$\text{In 1 Sec} = \frac{1}{5.51 \times 10^{-9}} \text{ Instn/sec}$$

$$\Rightarrow \frac{1}{5.51} \times 10^9 \text{ Instn/sec}$$

$$\Rightarrow \frac{1000 \times 10^6}{5.51} \Rightarrow 181.4 \times 10^6 \\ = \underline{181.4 \text{ MIPS}}$$


Type of Memory Org



1. Simultaneous Access Memory Org.

Type of Memory Org

2. Hierarchical Access Memory Org. : 2 Level



Hierarchical Access:

$$T_{avg} = t_c + (1-h)t_m.$$

$$T_{avg} = h \cdot t_c + (1-h)(t_m + t_c)$$

Hierarchical Access

$$T_{avg} = h \times t_c + (1-h) [t_m + t_c]$$

$$\Rightarrow \cancel{h t_c} + t_m - h t_m + t_c - \cancel{h t_c}$$

$$\Rightarrow t_c + t_m - h t_m$$

$$T_{avg} = t_c + (1-h) t_m$$

Q5) Hierarchal Access Hit Ratio 80%, $t_c = 20ns$, $m_m = 100ns$
 T_{avg} .

$$T_{avg} = h \times t_c + (1-h) [t_m + t_c]$$

$$\Rightarrow 0.8 \times 20 + (1-0.8) [100 + 20]$$

$$\Rightarrow 16 + 0.2 [120]$$

$$\Rightarrow 16 + 24$$

$$T_{avg} = 40ns \quad \underline{\text{Ans}}$$

$$T_{avg} = t_c + (1-h) t_m$$

$$\Rightarrow 20 + (1-0.8) 100$$

$$= 20 + (0.2) 100$$

$$\Rightarrow 20 + 20 \Rightarrow \underline{40ns}$$

$$h = 0.8$$
$$(1-h) = 1 - 0.8$$
$$= 0.2$$

$$(1-0.8) \overset{t_c + t_m}{[20 + 100]}$$


$$\Rightarrow 0.8 \times 20 + 0.2 [20 + 100]$$

$$\Rightarrow \underline{0.8 \times 20 + 0.2(20)} + 0.2(100)$$

$$\Rightarrow 20 + 0.2(100)$$

$$\Rightarrow \underline{40ns} \quad \underline{\text{Ans}}$$

Type of Memory Org

h_1 : Hit Ratio in Level 1 

$(1-h_1)$: Miss Ratio in Level 1 (M_1)

2. Hierarchical Access Memory Org. 3 level $(1-h_2)$: Miss Ratio in Level 2 (M_2)

$$T_{avg} = h_1 t_1 + (1-h_1) h_2 (t_2 + t_1) + (1-h_1)(1-h_2) h_3 (t_3 + t_2 + t_1)$$

$$T_{avg} = h_1 t_1 + M_1 h_2 (t_2 + t_1) + M_1 M_2 h_3 (t_3 + t_2 + t_1)$$

M_1 : Miss Ratio in Level 1

M_2 : Miss Ratio in Level 2.

Type of Memory Org

2. Hierarchical Access Memory Org. 3 level

$$T_{avg} = h_1 t_1 + (1-h_1) h_2 (t_2 + t_1) + (1-h_1)(1-h_2) h_3 (t_3 + t_2 + t_1)$$

$$\begin{array}{l} \text{\#Words/sec} = \frac{1}{T_{avg}} \\ \text{(Performance)} \\ \text{(Data transfer Rate)} \end{array}$$

Type of Memory Org



2. Hierarchical Access Memory Org. : n level



$$T_{avg} = H_1 T_1 + (1-H_1) H_2 (T_2 + T_1) + (1-H_1)(1-H_2) H_3 (T_3 + T_2 + T_1) \\ + \dots \dots (1-H_1)(1-H_2)(1-H_3) \dots (1-H_{n-1}) H_n (T_n + T_{n-1} + \dots T_3 + T_2 + T_1)$$

Q.

Calculate the average Access time with the cache access time 1ns, and main memory access time 100ns, Hit ratio 90%?
Using Hierarchical Access?



11 nsec Ans



In a 2 level memory, level 1 memory is 5 times faster than level 2. and its access time is $10\text{ns} < \text{Average Access Time}$. Let level 1 Access time is 20ns , What is the hit ratio? Using simultaneous Access org?



Q.



Consider a system with 2 levels. Level 1 Access time is 20ns Level 2 Access time = 150ns $T_{avg} = 30$ using simultaneous Access.

- (i) What is the Hit Ratio? → Hit Ratio Not Effect Levels Access time Only T_{avg} change
- (ii) If the Hit Ratio is made to 100% then what is the Access time of L_1 & L_2 Memory?

$$T_1 = 20ns$$

$$T_2 = 150ns$$

$$T_{avg} = 30ns$$

Simultaneous

$$T_{avg} = ht_1 + (1-h)t_2$$

$$30 = h \times 20 + (1-h)150$$

$$30 = 20h + 150 - 150h$$

$$120 = 130h$$

$$h = \frac{120}{130} = 0.923$$

$$\Rightarrow \boxed{92.3\%}$$

Avg

(ii) If Hit Ratio Made to 100% then Access time of L_1 & L_2 memory.

$$\left. \begin{array}{l} T_1 = 20ns \\ T_2 = 150ns \end{array} \right\}$$

L_1 & L_2 Access Remain Same.

If Hit Ratio = 100%

$$T_{avg} = ht_1 + (1-h)t_2$$

$$\Rightarrow 1 \times 20 + (1-h)150$$

$$T_{avg} = 20ns$$

$$(1-h) = 0$$

Only T_{avg} change!

Q.

If the above Question if T_{avg} is increased by 10% then what is % of change in Hit Ratio?



$$T_1 = 20 \quad T_2 = 150, \quad T_{avg} = 30 \Rightarrow \text{Now } T_{avg} \text{ increased by } 10\% \Rightarrow 30 + 10\% \text{ of } 30 \\ \Rightarrow 30 + 3 = 33 \text{ nsec}$$

$T_{avg_{new}} = 33 \text{ nsec}$

$$T_{avg_{new}} = h \cdot t_1 + (1-h) \cdot t_2$$

$$33 = h \cdot 20 + (1-h) \cdot 150$$

$$33 = 20h + 150 - 150h$$

$$130h = 117$$

$$h = \frac{117}{130}$$

$h = 0.9$

$\text{Now Hit Ratio} = 90\%$

$$\text{Previous Hit Ratio} = 92.3\%$$

Hit Ratio Decreased by

2.3%

 ↓

$$92.3 - 90 = 2.3\%$$

Q.



Assume that for a certain processor, a read request takes 50 nanoseconds on a cache miss and 5 nanoseconds on a cache hit. Suppose while running a program, it was observed that 80% of the processor's read requests result in a cache hit. The average read access time in nanoseconds is 14 nsec Avg [GATE - 2015]

$$\begin{aligned} T_{avg} &= h \times 5 + (1-h) \times 50 \\ &= 0.8 \times 5 + (1-0.8) \times 50 \\ &= 4 + 10 \end{aligned}$$

$$T_{avg} = 14 \text{ nsec} \quad \underline{\underline{\text{Avg}}}$$

Assume that for a certain processor, a read request takes 50 nanoseconds on a cache miss and 5 nanoseconds on a cache hit. Suppose while running a program, it was observed that 80% of the processor's read requests result in a cache hit. The average read access time in nanoseconds is 14 nsec.

(i) What is Data Transfer rate (performance) of this memory system (in words/sec)?

(ii) What is Bandwidth required of this memory system if word size is 8bit?

$$\begin{aligned}
 \text{(i) Data Transfer Rate} &= \frac{1}{T_{\text{avg}}} \text{ words/sec} \\
 &\Rightarrow \frac{1}{14 \times 10^{-9}} \text{ words/sec} \\
 &\Rightarrow \frac{1}{14} \times 10^9 \text{ words/sec}
 \end{aligned}$$

$$\Rightarrow \frac{1000 \times 10^6 \text{ words/sec}}{14}$$

$$\Rightarrow 71.42 \times 10^6 \text{ words/sec}$$

$$\Rightarrow 71.42 \text{ millions word per sec.}$$

$$\Rightarrow 72 \text{ Millions word per sec.}$$

72 Millions word Per Sec

(ii) Bandwidth \Rightarrow word Size = 8 bits

\Rightarrow 72 million word Per Sec $\Rightarrow 72 \times 10^6$ word Per Sec.

$\Rightarrow 72 \times 10^6 \times 8 \text{ bits}$ Per Sec $\Rightarrow 72 \times 8 \text{ Mbits/sec}$

$\Rightarrow 576 \text{ Mbits/sec}$

(OR)

$\approx 72 \text{ MBps}$
Byte

Ans

$\Rightarrow \frac{576 \text{ Mbits}}{8 \text{ bits}} \text{ Byte} [1 \text{ Byte} = 8 \text{ bit}]$

Cache Work on Locality of Reference.

Locality of Reference [LOR]

Accessing the Higher Level of Memory Data from the Level 1 Memory (Cache Memory) is called Locality of Reference.
(Faster Memory)


Locality of Reference {LOR}

① Temporal LOR

② Spatial LOR

Type of Memory Org


2. Hierarchical Access Memory Org. : 2 Level




Hierarchical Access:

$$T_{avg} = t_c + (1-h)t_m.$$

$$T_{avg} = h \cdot t_c + (1-h)(t_m + t_c)$$



Memory




Non Technical eg

LOR: Medical Store

Only 1 Time go to Medical Store Buy
One Patta of
(strips)


So Next time if Same Tablet 10/20 Tablet.
Require then No Need to go
Medical Store, take it from Home.

Locality of Reference:



If Miss in Cache then 1 Complete Block (32 word / 32 Byte) is transferred from Main Memory to Cache. the Respective word (Which is Requested / Demanded by CPU) give from Cache Memory to CPU.
(Next Reference there is a Cache Hit).

Locality of Reference:



① Here 1 Block Size = 32 Word / 32 Byte & CPU Require Only 1 Word.?

Sam In this process 1 Complete Block of 32 Words / 32 Byte transferred from Main memory to Cache memory. then Demanded (Requested) 1 Word transferred from Cache memory to CPU.

Note So in the Next time When CPU Request some Word or Adjacent Word then that Request Available in Cache. [Cache Hit].

Locality of Reference [LOR]

LOR [Locality of Reference]



- Access the higher level of memory Data from level 1 Memory is called L.O.R.,

Faster memory (Cache memory)

- Temporal LOR
- Spatial LOR.

@ 32 word

Cache

$B_5 \leftarrow M(2000)$

$M(2000)$ (n) Memory location
word Available in B_5 .

- Temporal LOR: means the same word in the same block is reference by the CPU in near future (Frequently) [Eg: LRU]

Or

$M(2000)$ location Wallah word Again & Again

Same data which access again and again then that type of data stored in Temporal LOR.

LOR [Locality of Reference]


(2) Spatial LOR means adjacent word in the same block is referenced by the CPU in a sequence.

Memory ($n+1$) Wallah Word
Location
Which is Available in B5.

Cache hit


Types of Cache

- 1) Unified Cache: Instruction & Data both are placed in Same Cache.
- 2) Split Cache: This Cache logically Divide into two parts
 - (i) Instruction Cache [I - cache]
 - (ii) Data Cache [D- cache]
- 3) Multilevel Cache:




Size $L_1 < L_2$
 Speed $L_1 > L_2$

2 Level of Memory (If Locality of Reference Included)



CPU Always Access the Data from the faster Memory (Level 1 / Cache Memory). If there is Miss in Level 1 (Cache) Memory then One Complete Block is transferred From Level 2 (slow) Memory to Level 1 [Cache] Memory & addressed word (which is Requested / Demanded by CPU) that Respective word given from Cache Memory to CPU.

2 Level of Memory (If Locality of Reference Included)



CASE I: Block Size: 1 Word

CASE II: Block Size: n Words

① CASE I: Block Size = 1 Word


$$TB = T_2 \quad \underline{\text{Ans}}$$

② CASE II: Block Size = n Words


$$TB = n * T_2 \quad \underline{\text{Ans}}$$

TB: Block Transfer time
from L2 memory to
L1 Memory.

2 Level of Memory (If Locality of Reference Included)



2 Level of Memory (If Locality of Reference Included)



If 2 Level Memory

$$h_2 = 1$$

$$T_{avg} = ht_1 + (1-h)(t_2 + t_1)$$

(OR)

$$T_{avg} = t_1 + (1-h)t_2$$

If Locality of Reference Included

$$(TB = n \times T_2)$$

$$T_{avg} = ht_1 + (1-h) [TB + T_L]$$

(OR)

$$T_{avg} = t_1 + (1-h)TB$$

If 3 Level Memory


$$T_{avg} = h_1 t_1 + (1-h_1) h_2 (t_2 + t_1) + (1-h_1)(1-h_2)(t_3 + t_2 + t_1)$$

Hit Ratio of
 $h_3 = 1$ [last Level Memory always]

$$T_{avg} = h_1 t_1 + (1-h_1) h_2 (t_2 + t_1) + (1-h_1)(1-h_2)(t_3 + t_2 + t_1)$$

If Locality of Reference included

$$T_{avg} = h_1 t_1 + (1-h_1) h_2 [TB_1 + T_1] + (1-h_1)(1-h_2) [TB_2 + TB_1 + T_1]$$



Q.

In a 3 level memory, level 1 memory Access time is T_1 , level 2 memory Access time is $T_2(TB_1)$ and level 3 memory Access time is $T_3(TB_2)$. Hit ratio of level 1 is h_1 and Hit ratio of level 2 is h_2 . What is the average Access time Using Hierarchical Access?

$h_3 = 1$

(i) If there is a hit in level1 ($h_1 = 100\%$). $h_1 = 1$

(ii) If there is a miss in level1 & hit in level2 ($h_2 = 100\%$). $h_1 = 0$ $h_2 = 1$

(iii) If there is a miss in level1 and Level 2 & hit in level3. $h_1 \& h_2 = 0$ $h_3 = 1$

$$T_{avg} = h_1 t_1 + (1 - h_1) h_2 (t_2 + t_1) + (1 - h_1) (1 - h_2) (t_3 + t_2 + t_1)$$

OR

$$T_{avg} = h_1 t_1 + (1 - h_1) h_2 (TB_1 + T_1) + (1 - h_1) (1 - h_2) [TB_2 + TB_1 + T_1]$$

Q.1

$$T_{avg} = \underline{h_1} t_1 + \underline{(1-h_1)} h_2 (t_2 + t_1) + \underline{(1-h_1)(1-h_2)} (t_3 + t_2 + t_1)$$

Q.1 $h_1 = 100 \Rightarrow h_1 = 1$

Solⁿ 1 $(1-h_1) = 0$ $0 \times \infty = 0$

$$T_{avg} = T_L$$

Solⁿ 2 $h_1 = 0$ & $h_2 = 100 \Rightarrow h_2 = 1$
 $1-h_2 = 0$

$$T_{avg} = T_2 + T_L \text{ Ans}$$

If Locality of Reference Included.

$$T_{avg} = h_1 t_1 + \underline{(1-h_1)} [TB_1 + T_L] + \underline{(1-h_1)(1-h_2)} [TB_2 + TB_L + T_L]$$

$h_1 = 100 \Rightarrow h_1 = 1$

$(1-h_1) = 0 \Rightarrow 0 \times \infty = 0$

$$T_{avg} = T_L$$

Solⁿ 2 $h_1 = 0$ $h_2 = 1$ $(1-h_2) = 0$

$$T_{avg} = TB_L + T_L \text{ Ans}$$

$$T_{avg} = h_1 t_1 + (1-h_1) h_2 (t_2 + t_1) + (1-h_1)(1-h_2) \underbrace{h_3 (t_3 + t_2 + t_1)}_{h_3}$$

Soln 3 $h_1=0$ $h_2=0$ $h_3=1$

$$T_{avg} = T_3 + T_2 + T_1$$

Ave

If Locality of Reference Included.

$$T_{avg} = h_1 t_1 + (1-h_1) h_2 [TB_1 + T_1] + (1-h_1)(1-h_2) \overbrace{h_3}^{h_3} [TB_2 + TB_1 + T_1]$$

Soln 3 $h_1=0$ $h_2=0$ $h_3=1$

$$T_{avg} = TB_2 + TB_1 + T_1$$

Ave

Q.

In a 2 level memory, level 1 memory Access time is 30ns and level 2 memory Access time is 250ns/word. Hit ratio of level 1 is 90% . If there is a miss in level1 then 4word block must be transferred(moved) from level 2 into level1 and then addressed word is given to CPU. What is the average Access time ?

$$h_1 = 90\% \Rightarrow h_1 = 0.9$$

$$t_1 = 30 \text{ nsec}$$

$$t_2 = 250 \text{ nsec/word}$$

$$T_{avg} = T_1 + (1-h) T_{BL}$$

$$T_{BL} = 4 \times \underset{\text{word}}{250 \text{ nsec/word}}$$

$$T_{avg} = h_1 t_1 + (1-h_1) (T_{BL} + T_1)$$

$$T_{BL} = 1000 \text{ nsec}$$

(OR)

$$\Rightarrow 30 + (1-0.9) 1000$$

$$\Rightarrow 30 + 100$$

$$\Rightarrow 0.9(30) + (1-0.9) (1000 + 30)$$

$$\Rightarrow 27 + 103$$

$$= 130 \text{ nsec}$$

$$T_{avg} = 130 \text{ nsec.}$$

Avg



Assume that for a certain processor, a read request takes 50 nanoseconds on a cache miss and 5 nanoseconds on a cache hit. Suppose while running a program, it was observed that 80% of the processor's read requests result in a cache hit. The average read access time in nanoseconds is 14 nsec. [GATE - 2015]

Already Done.

NAT



Assume that for a certain processor, a read request takes 50 nanoseconds on a cache miss and 5 nanoseconds on a cache hit. Suppose while running a program, it was observed that 80% of the processor's read requests result in a cache hit. The average read access time in nanoseconds is 14.25

✓ (i) What is Data Transfer rate (performance) of this memory system (in words/sec)?

✓ (ii) What is Bandwidth required of this memory system if word size is 8bit?

Ans:

(i)

71.4 \Rightarrow 72 Million word per Sec.

72 MBps.

already Done in Today class kindly Rebel.



Q.



A cache memory that has a hit rate of 0.8 has an access latency 10 ns and miss penalty 100 ns. An optimization is done on the cache to reduce the miss rate. However, the optimization results in an increase of cache access latency to 15 ns, whereas the miss penalty is not affected. The minimum hit rate (rounded off to two decimal places) needed after the optimization such that it should not increase the average memory access time is _____.

[GATE 2022 : NAT]

$$h = 0.8, \quad t_c = 10 \text{ nsec}$$

$$\text{Miss Penalty } (t_m) = 100 \text{ nsec}$$

$$\begin{aligned} T_{\text{avg}} &= h t_c + (1-h)(t_m + t_c) \\ &\Rightarrow 0.8 \times 10 + (1-0.8)(100 + 10) \\ &= 8 + 0.2(110) \\ &= 8 + 22 \end{aligned}$$

$$T_{\text{avg}} = 30 \text{ nsec}$$

(OR)

$$\begin{aligned} T_{\text{avg}} &= t_c + (1-h) t_m \\ &\Rightarrow 10 + (1-0.8) 100 \\ &= 10 + 20 \end{aligned}$$

$$T_{\text{avg}} = 30 \text{ nsec}$$

Now optimization: $t_{c_{new}} = 15 \mu\text{sec}$.

t_m & t_{avg} Remain Same (Not Changed)

$$T_{avg_{new}} = h \times t_c + (1-h)(t_m + t_c)$$

$$30 \Rightarrow h \times 15 + (1-h)(100 + 15)$$

$$30 = 15h + 115 - 115h$$

$$85 = 100h$$

$$h = \frac{85}{100}$$

$$h = 0.85$$

Ans

$$T_{avg_{new}} = t_{c_{new}} + (1-h)t_m$$

$$30 = 15 + (1-h)100$$

$$30 = 15 + 100 - 100h$$

$$85 = 100h$$

$$h = \frac{85}{100} = 0.85$$

$$h = 0.85$$

Ans

NAT



A direct mapped cache memory of 1 MB has a block size of 256 bytes. The cache has an access time of 3 ns and a hit rate of 94%. During a cache miss, it takes 20 ns to bring the first word of a block from the main memory, while each subsequent word takes 5 ns. The word size is 64 bits. The average memory access time in ns (round off to 1 decimal place) is ____.

[GATE-2020]

1st word

Block Size = 256 Byte
1 Word Size = 64 bit \approx 8 Byte

$$\text{Number of Words} = \frac{256 \text{ Byte}}{8 \text{ Byte}} = 32 \text{ Words}$$



1 Word takes = 20 nsec

Remaining 31 Word = 5 ns

$$T_{avg} = h \times \text{Cache time} + (1-h) \times \text{miss} \quad \left[\text{Cache} + \text{MM} + 31(5) \right]$$
$$T_{avg} = 0.94 \times 3 + (1-0.94) [3 + 20 + 31(5)]$$
$$\Rightarrow 2.82 + (0.06) (3 + 20 + 155)$$

$$T_{avg} = 13.5 \text{ nsec}$$

Ans

A certain processor deploys a single-level cache. The cache block size is 8 words and the word size is 4 bytes. The memory system uses a 60-MHz clock. To service a cache miss, the memory controller first takes 1 cycle to accept the starting address of the block, it then takes 3 cycles to fetch all the eight words of the block, and finally transmits the words of the requested block at the rate of 1 word per cycle. The maximum bandwidth for the memory requested block at the rate of 1 word per cycle. The maximum bandwidth for the memory system when the program running on the processor issues a series of read operations is _____ $\times 10^6$ bytes/sec.

[GATE-2019-CS: 2M]



**THANK
YOU!**

