

COMPUTER SCIENCE



Computer Organization and Architecture

ALU & Control unit

Lecture_04

Vijay Agarwal sir



An orange diamond-shaped sign with a black border, mounted on a white pole. The sign contains the text 'TOPICS TO BE COVERED' in black, bold, sans-serif capital letters.

**TOPICS
TO BE
COVERED**

A small red diamond-shaped marker with a white border, containing the white text 'o1'.

Control Unit

A small red diamond-shaped marker with a white border, containing the white text 'o2'.

Control Unit Design





Working of Computer

ALU Data Path.

Micro operation

Micro Program.


Control-unit

- Control Unit is the Supervisor in the System that Control Each & Every Activity.
- Control Unit takes Various input but Produce Only One Output Called Control Signal (Sequence of Control Signal)

Control Unit Functional Requirements

- ❑ By reducing the operation of the processor to its most fundamental level we are able to define exactly what it is that the control unit must cause to happen
- ❑ Three step process to lead to a characterization of the control unit:
 - ① ❖ Define basic elements of processor
 - ② ❖ Describe micro-operations processor performs
 - ③ ❖ Determine the functions that the control unit must perform to cause the micro-operations to be performed
- ❑ The control unit performs two basic tasks:
 - ❖ Sequencing
 - ❖ Execution

Same
Control Signal
Used in Fetch
& Decode.



Control Unit Functional Requirements

- ❑ By reducing the operation of the processor to its most fundamental level we are able to define exactly what it is that the control unit must cause to happen
- ❑ Three step process to lead to a characterization of the control unit:
 - ❖ Define basic elements of processor
 - ❖ Describe micro-operations processor performs
 - ❖ Determine the functions that the control unit must perform to cause the micro-operations to be performed
- ❑ The control unit performs two basic tasks:
 - ❖ Sequencing
 - ❖ Execution

Control Unit




Control unit is the Supervisor in the System that control each & every activity.


- ☐ Control Signals are implement in a Control Unit.
- ☐ Control Signal are Required to execute the micro operation.
- ☐ Micro operation is the elementary operation in the hardware.
- ☐ Control unit generates the sequence of control Signal.
- ☐ Control Signal are Directly executed on a Base Hardware (H/W)

So H/W generate the desired Response.

Computer System Functionality is Program Execution.

Block Diagram of the Control Unit






Micro-operations & Control Signals



	Micro-operations	Active-control Signals
Fetch:	$T_1: \text{MAR} \Re (\text{PC}) \text{ (or)}$ $\text{PC} \rightarrow \text{MAR}$ <i>PC_{out} MAR_{in}</i>	C_2
	$T_2: \text{MBR} \Re \text{Memory}$ $\text{PC} \Re (\text{PC}) + 1$ <i>MB R_{in}</i>	C_5, C_R
	$T_3: \text{IR} \Re (\text{MBR})$ <i>MBR_{out} IR_{in}</i>	C_4
Indirect:	$T_1: \text{MAR} \Re (\text{IR}(\text{Address}))$	C_8
	$T_2: \text{MBR} \Re \text{Memory}$	C_5, C_R
	$T_3: \text{IR}(\text{Address}) \Re (\text{MBR}(\text{Address}))$	C_4
Interrupt:	$T_1: \text{MBR} \Re (\text{PC})$	C_1
	$T_2: \text{MAR} \Re \text{Save-address}$ $\text{PC} \Re \text{Routine-address}$	
	$T_3: \text{Memory} \Re (\text{MBR})$	C_{12}, C_W

Data Paths & Control Signals



Pre Requirement of the CU Design is as follow



- 1) How many Control Lines are present in the Hardware [S0, S1, S2, S3...]
- 2) How many Instruction are implemented in the Hardware [I1, I2, I3....]
- 3) How many Micro operation are required for each Instruction [T1, T2, T3...]
- 4) What the control Signal Required for each micro operation for each Instruction.

③ Fetch

T₁ PC → MAR
T₂ M(MAR) → MBR
T₃ MBR → IR

Execute

Direct AM

T₁
T₂
T₃

Indirect AM

T₁
T₂
T₃
T₄
T₅

Working

- Control Unit generate the Control Signals.
- These Control Signals are same for Fetch & Decode.
- After the Decode, Different^{type} Control Signal (Control Word) generated According to Different type of operations.
- At the Control Unit Design Time, Designer decide Which Control are generated in which Cycle ($T_1, T_2, T_3 \dots T_n$) for Different type of Instruction. that Stored in a Table - (Logic)
later we make a Boolean function for implementation.



Consider the following hypothetical CPU which uses 3 data register A, B & C and supports 3 instruction I_1, I_2 & I_3 . Obtain the logic function that will generate the hardwired control for the signal Ain & Bout with the following data.

I_1
 I_1 : $B \rightarrow A$
Bout Ain

	I_1	I_2	I_3
T_1	<u>Ain, Bout</u>	Ain, Cin, Bout	Bin, Bout
T_2	Bin, Cin, Aout	Ain, Aout	Ain, Bin, Cout
T_3	Bin, Bout	Bin, Bout	Bin, Bout
T_4	Cin, Aout	Bin, Aout	Ain, Aout
T_5	End	End	End



A hardwired CPU use 10 control signals S1 to S10 in various time steps T1 to T5 implement 4 instructions I1 to I4 as shown below.



	<u>T1</u>	T2	T3	T4	T5
I1	<u>S1</u> , <u>S3</u> , <u>S5</u>	S2, S4, S6	S1, S7	S10	S3, S8
I2	<u>S1</u> , <u>S3</u> , <u>S5</u>	S8, S9, S10	S5, S6, S7	S6	S10
I3	<u>S1</u> , <u>S3</u> , <u>S5</u>	S7, S8, S10	S2, S6, S9	S10	S1, S3
I4	<u>S1</u> , <u>S3</u> , <u>S5</u>	S2, S6, S7	S5, S10	S6, S9	S10

T1 Cycle

S1
S3
S5



Control Signals will be Implemented into the Control Unit by
using following Approach:

- 1) HARDWIRED CU Design
- 2) MICRO-PROGRAMMED CU Design

HARDWIRED CU DESIGN



- In the Hardwired CU Design Control Signals are Expressed in S.O.P Expression (Sum of Product).
- They are Directly realized on a Hardwired.
- In Hardwired Control Unit they Used fixed Logic Circuit to Interpret the Instruction & generate the Control Signal.

(Note) Hardwired CU is Fastest CU Design.

(Note) RISC is a Hardwired CU.

HARDWIRED CU DESIGN



Dis Advantage:

- It is Not Flexible.
- Even a Minor Modification Require Redesigning & Rewiring.
- It does not Support New operation. (Once designed)



Consider the following hypothetical CPU which uses 3 data register A, B & C and supports 3 instruction I_1, I_2 & I_3 . Obtain the logic function that will generate the hardwired control for the signal Ain & Bout with the following data.

$$Bout = T_1 I_1 + T_1 I_2 + T_3 + T_3 I_1 + T_3 I_2 + T_3 I_3$$

$$\Rightarrow T_1(I_1 + I_2 + I_3) + T_3(I_1 + I_2 + I_3)$$

$$Bout = T_1 + T_3 \quad \text{Ans}$$

	I_1	I_2	I_3
T_1	<u>Ain</u> , <u>Bout</u>	<u>Ain</u> , <u>Cin</u> , <u>Bout</u>	<u>Bin</u> , <u>Bout</u>
T_2	<u>Bin</u> , <u>Cin</u> , <u>Aout</u>	<u>Ain</u> , <u>Aout</u>	<u>Ain</u> , <u>Bin</u> , <u>Cout</u>
T_3	<u>Bin</u> , <u>Bout</u>	<u>Bin</u> , <u>Bout</u>	<u>Bin</u> , <u>Bout</u>
T_4	<u>Cin</u> , <u>Aout</u>	<u>Bin</u> , <u>Aout</u>	<u>Ain</u> , <u>Aout</u>
T_5	End	End	End

$$Ain = T_1 I_1 + T_1 I_2 + T_2 I_2 + T_2 I_3 + T_4 I_3$$

$$Ain = T_1 I_1 + (T_1 + T_2) I_2 + (T_2 + T_4) I_3 \quad \text{Ans}$$

Process:

- ✓ **Step 1:** Search where the control signals Ain & Bout are present.
- ✓ **Step 2:** Options are in I.T format or T.I format.
- ✓ **Step 3:** For any particular time interval. Is the control signal presents for all the instructions?

→ I.T

$$I_1 T_2 + I_1 T_3$$

or

T.I

$$T_2 I_1 + T_3 I_1$$

$$T_1 (\underbrace{I_1 + I_2 + I_3}_1)$$

$$T.I = (T_1)$$

Step 1 : Search where the control signals Ain & Bout are present.

Step 2 : Options are in I.T format or T.I format.

Step 3 : For any particular time interval. Is the control signal presents for all the instructions?

$$Ain = T_1 I_1 + (T_1 + T_2) I_2 + (T_2 + T_4) I_3$$

$$Bout = T_1 + T_3$$

↓

Bout is present for all instruction during T_1 & T_3



A hardwired CPU use 10 control signals S1 to S10 in various time steps T1 to T5 implement 4 instructions I1 to I4 as shown below.

S5 & S10

	T1	T2	T3	T4	T5
I1	S1, S3, <u>S5</u>	S2, S4, S6	S1, S7	<u>S10</u>	S3, S8
I2	S1, S3, <u>S5</u>	S8, S9, <u>S10</u>	<u>S5</u> , S6, S7	S6	<u>S10</u>
I3	S1, S3, <u>S5</u>	S7, S8, <u>S10</u>	S2, S6, S9	<u>S10</u>	S1, S3
I4	S1, S3, <u>S5</u>	S2, S6, S7	<u>S5</u> , <u>S10</u>	S6, S9	<u>S10</u>

$$S_5 = T_1(I_1 + I_2 + I_3 + I_4) + T_3(I_2 + I_4)$$

$$S_5 = T_1 + (I_2 + I_4)T_3$$

$$S_{10} = T_2I_2 + T_2I_3 + T_3I_4 + T_4I_1 + T_4I_3 + T_5I_2 + T_5I_4$$

$$S_{10} = (I_2 + I_3)T_2 + I_4T_3 + (I_1 + I_3)T_4 + (I_2 + I_4)T_5 \quad \text{Ans}$$

Which of the following pairs of expressions represent the circuit for generating control signals S5 and S10 respectively $[(I_j + I_k) T_n]$ indicates that the control signal should be generated in time step T_n if the instruction being executed is $[I_j \text{ to } I_k]$?

(a) $S5 = T1 + I2.T3$ and $S10 = (I1 + I3).T4 + (I2 + I4).T5$

(b) $S5 = T1 + (I2 + I4).T3$ and $S10 = (I1 + I3).T4 + (I2 + I4).T5$

(c) $S5 = T1 + (I2 + I4).T3$ and $S10 = (I2 + I3 + I4).T2 + (I1 + I3).T4 + (I2 + I4).T5$

(d) $S5 = T1 + (I2 + I4).T3$ and $S10 = (I2 + I3).T2 + I4.T3 + (I1 + I3).T4 + (I2 + I4).T5$

Ans (D).



A CPU has only three instructions I1, I2 and I3, which use the following signals in time steps T1—T5:



I1: T1 : Ain, Bout, Cin

T2 : PCout, Bin

T3 : Zout, Ain

T4 : PCin, Bout

T5 : End

I2: T1 : Cin, Bout, Din

T2 : Aout, Bin

T3 : Zout, Ain

T4 : Bin, Cout

T5 : End

I3: T1: Din, Aout

T2 : Ain, Bout

T3 : Zout, Ain

T4 : Dout, Ain

T5 : End

$$Ain = I_1 T_1 + I_1 T_3 + I_2 T_3 + I_3 T_2 + I_3 T_3 + I_3 T_4$$
$$\Rightarrow T_1 I_1 + T_3 (I_1 + I_2 + I_3) + T_2 I_3 + T_4 I_3$$

$$Ain = T_1 I_1 + T_2 I_3 + T_4 I_3 + T_3 \cdot \text{Ave}$$

Which of the following logic functions will generate the hardwired control for the signal Ain? [GATE CSE 2004]



- (a) $T1.I1 + T2.I3 + T4.I3 + T3$
- (b) $(T1 + T2 + T3).I3 + T1.I1$
- (c) $(T1 + T2).I1 + (T2 + T4).I3 + T3$
- (d) $(T1 + T2).I2 + (T1 + T3).I1 + T3$

✓ ① Hardwired CU Design

✓ ② Micro Programmed CU Design.


② Micro Programmed Control Unit : In Micro-
Programmed CU Design
Control words are stored in the Control Memory.

• According to the type of operation Control Signals are generated.


• Control Memory is associated with CAR & CDR Register to contain Control Memory Address & Data respectively.

CAR: Control Address Register
CDR: Control Data Register.

MICRO-PROGRAMMED CU DESIGN



Functioning of Microprogrammed Control Unit





- The Set of Micro Instruction Stored in the Control Memory.
- The [CAR] Control Address Contain the Address of Next uInst.
Micro Instruction to be Read.
- The a Micro Instruction is Read from the Control Memory
& its transferred to Control Buffer Register.
- Control Buffer Register is Connected to the Control Line.

So in this Micro Instn Execution occur -

Instruction format \Rightarrow IR

Now we will see **Micro Instruction Format**.



NIA: Next Instⁿ Address.


⑧ 4BC

Z
NZ
C
NC

Control field



Control Signal



Decoded
Format

[Horizontal uprog]

$$\begin{bmatrix} \text{NCS} \Rightarrow \text{N bit} \\ \text{n bit} \Rightarrow \text{nCS} \end{bmatrix}$$

$$\begin{bmatrix} 8\text{CS} \Rightarrow 8\text{bit} \\ 3\text{bit} \Rightarrow 3\text{CS} \end{bmatrix}$$

Encoded
Format.

[Vertical uprog.]

$$\begin{bmatrix} \text{NCS} \Rightarrow \lceil \log_2 N \rceil \text{ bit} \\ \text{n bit} \Rightarrow 2^n \text{CS} \end{bmatrix}$$

$$\therefore \begin{bmatrix} 8\text{CS} \Rightarrow \lceil \log_2 8 \rceil = 3\text{bit} \\ 3\text{bit} \Rightarrow 2^3 = 8\text{CS} \end{bmatrix}$$

Control Signal

① Hardwired CU Design

- S.O.P expression
- Logic function
- Fastest (RISC)
- Not flexible

② Microprogrammed CU (microprogram stored in control memory)

Control Signal

(1 bit / 1 CS)

① Decoded Format

Horizontal Prog
 $100 \text{ CS} \Rightarrow 100 \text{ bit}$
 $16 \text{ bit} \Rightarrow 16 \text{ CS}$

② Encoded Format

Vertical Prog
 $100 \text{ CS} \Rightarrow \lceil \log_2 100 \rceil = 7 \text{ bit}$
 $16 \text{ bit} \Rightarrow 2^6 \text{ CS} \Rightarrow 64 \text{ KCS}$


Micro Instruction are Implemented by 2 Approach.

① Horizontal microprogramming


② Vertical microprogramming.



MICRO INSTRUCTION FORMAT



- ① Horizontal subprogramming.
- ② Vertical subprogramming.




① Horizontal Programming:

① Number (#) of Control in the Hardware = $[S_0 S_1 S_2 S_3]$

(ii) Decoded for CS \Rightarrow

Enable = 1

Disable = 0




4CS \Rightarrow then
C.F = 4bit

(iii) Design a Horizontal μ Instⁿ for C.S = $(\underline{S_0} \& \underline{S_2})$

$S_3 S_2 S_1 S_0$
0 1 0 1



(iv) operational State:




② vertical Microprogrammed CU.

(i) Number (#) of Control Signal in H/w = $(S_0 S_1 S_2 S_3)$

(ii) Encoded form of CS $\Rightarrow 4CS \Rightarrow \lceil \log_2 4 \rceil = 2 \text{ bit}$

Control Field = 2 bit


00 - S_0
01 - S_1
10 - S_2
11 $\rightarrow S_3$




Note

External Decoder is Required.

(iii) Design a vertical Micro Instrⁿ for CS = [S₀ S₂].



(iv) operational State.



Function Code (FC)
generated by the
Control Unit to
give the Signal to
CPU for perform
operation.

Horizontal Programming vertical Programming.

① In this Control Signal are expressed in a Decode format

② 1 bit \Rightarrow 1 CS
 $NCS \Rightarrow N$ bit

③ It Support Longer Control Words.

eg) for 200 Control Signal we Required 200 bit in Control field.

④ No External Decoder is Required to Generate the Control Signal

① In this Control Signal are expressed in Encoded format

② n bit $\Rightarrow 2^n$ CS.
 $NCS \Rightarrow \lceil \log_2 N \rceil$ bits

③ It Support Shorter Control Word.

eg) for 200 Control Signal we Required 8 bit $\lceil \log_2 200 \rceil$ or 2^n in Control field.

④ External Decoder is Required to generate the Control Signal.

Horizontal Programming | vertical Programming.

⑤ It is flexible compare to Hardwired CU.

⑥ It Support High Degree of Parallelism (None | more than 1)

Note Defaut Micro Programmed CU is Vertical uprog CU.
[CISC]

⑤ It is more flexible.

⑥ It Support Low Degree of Parallelism. (None | One)

V.V. Imp.

Speed: Hardwired > Horizontal > Vertical

Time Consume: Vertical > Horizontal > Hardwired



GATE

Arrange the following configuration for CPU in decreasing order of operating speeds: Hardwired control, vertical micro-programming, horizontal micro-programming.



- (a) Hardwired control, vertical micro programming, horizontal micro programming.
- ✓ (b) Hardwired control, horizontal micro programming, vertical microprogramming
- (c) Horizontal micro programming, vertical micro programming. Hardwired control
- (d) Vertical micro programming, horizontal micro programming, hardwired control



GATE



Horizontal microprogramming.

- ✓ (a) does not require use of signal decoders
- ✓ (b) Results in larger sized microinstructions than vertical microprogramming
- ✓ (c) use one bit each control signal
- ✓ (d) All of the above

Ans (D).



An instruction set of a processor has 125 signals which can be divided into 5 groups of mutually exclusive signals as follows:

Group 1 : 20 signals. Group 2 : 70 signals, Groups 3 : 2 signals.
Groups 4 : 10 signals, Groups 5 : 23 signals.

How many bits of the control words can be saved by using vertical microprogramming over horizontal microprogramming?

- (a) 0
- (b) 103
- (c) 22
- (d) 55

Q.2

Consider a Hypothetical CU it has 1024 control words memory. Is support 48 control signals & 16 Flags. What is the size of the control words in bits & control memory in byte using



- (i) Horizontal Programming?
- (ii) Vertical Programming?



Control field of a micro Instruction support 2 groups of control signal in which Group 1 Indicate None/One of 400 control signal & Group 2 (Horizontal) Indicate 6 signals. Hardwire contain 16 Flags & 32 Branch condition.



If CAR Register size is 20 bit then what is CDR in bits & control memory in bits?



Consider a CPU where all the instructions require 7 clock cycles to complete execution. There are 140 instructions in the instruction set. It is found that 125 control signals are needed to be generated by the control unit. While designing the horizontal micro-programming control unit, single address field format is used for branch control logic. What is the minimum size of the control word and control address register?

- (a) 125, 7
- (b) 125, 10
- (c) 135, 7
- (d) 135, 10

[GATE IT 2008]




A micro program control unit is required to generate a total of 25 control signals. Assume that during any microinstruction at most two control signals are active. Minimum number of bits required in the control word to generate the required control signal.



- (a) 2
- (b) 2.5
- (c) 10
- (d) 12

[GATE CSE 1996]



A Hypothetical processor contain word length of 12 bits. It support 1 word opcode. Each Instruction takes 8 cycles to compete the execution. Processor contain 256 control signal & 16 flags. Processor used Horizontal Control Unit. 64 Branch is used then what is the size of CAR & CDR in bits of control memory?



RISC Reduced Instruction set computer	CISC Complex Instruction set computer
1. It support less number of addressing Mode (AM)	1. It support more number of AM.
2. It support smaller Instruction set	2. It support larger Instruction set.
3. It support more number of Register	3. It support less number of Register
4. It support fixed length Instruction	4. It support variable length Instruction
5. It support 1 Instruction per cycle (CPI=1) (Cycle per Instruction =1)	5. It support number 1 Instruction Per cycle (CPI + 1)
6. It support pipeline successfully	6. It support unsuccessful Pipeline
7. It is the expensive processor used in Real Time application	7. It is the low expensive processor
8. It is a super computer	8. General Purpose computer
9. It uses hardwired control unit. (Motorola processor, power processor, ARM processor)	9. It uses microprogrammed (vertical) control unit (Pentium processor)



**THANK
YOU!**

