# COMPUTER SCIENCE



Computer Organization and Architecture

ALU & Control unit



Lecture\_05

Vijay Agarwal sir





Control Unit

CPU Time Calculation



## Contrel Unit

- 1) Hoordwired CV Design.
- 2 Micro programmed CU Design.



# Control Signal

1 Decodes

[Horizonta Words]


NCS => Nbit.

2 Encoded Format


[Vertical Words.]
[NS+= 2°CS
NCS= 2092N5its]

### MICRO INSTRUCTION FORMAT









Decoded Format (Horizontal µ program)

> [1 bit / 1CS] or [ NGC / N bits]

Eg. 3bits  $\Rightarrow$  3C.S or 8 C.S  $\Rightarrow$  8 bit Encoded Format (Vertical µ program)

$$\frac{n \text{ bit } = 2^n \text{ C.S}}{\text{NCS} = \log_2 \text{ N bits}}$$

$$\text{N control Signal}$$

3 bits 
$$\Rightarrow$$
 2<sup>3</sup>  $\Rightarrow$  8 C.S.  
or  
8 C.S  $\Rightarrow$  3 bit



Arrange the following configuration for CPU in decreasing order of operating speeds: Hardwired control, vertical micro-programming, horizontal micro-programming.

- f Pw
- (a) Hardwired control, vertical micro programming, horizontal micro programming.
- (b) Hardwired control, horizontal micro programming, vertical microprogramming
  - (c) Horizontal micro programming, vertical micro programming. Hardwired control
  - (d) Vertical micro programming, horizontal micro programming, hardwired control



#### Horizontal microprogramming.



- (a) does not require use of signal decoders
- (b) Results in larger sized microinstructions than vertical microprogramming
- (c) use one bit each control signal
- (d) All of the above

An instruction set of a processor has 125 signals which can be divided into 5 groups of mutually exclusive signals as follows:

Group 1: 20 signals. Group 2: 70 signals, Groups 3: 2 signals.

Groups 4: 10 signals, Groups 5: 23 signals.

How many bits of the control words can be saved by using vertical microprogramming over horizontal microprogramming?

(a) 0		Honzontal	vertical (7)
(a) 0	G1: 20CS	20	5bit
(b) 103	Gn: 70CS	70	7 bit #5it = 125-22
(c) 22 (d) 55	93: 2CS	2	1 bit Savee = 103 Amp
(u) 33	Gy: 10CS	10	ubit
	95: 23CS	23	55it
	75, 2363	125 bit	225/

- Q.
- Consider a Hypothetical CU it has 1024 control words memory. Is support 48 control signals & 16 Flags. What is the size of the control words in bits & control memory in byte using
- (i) Horizonal Programming?
- (ii) Vertical Programming?

Horizontal Programming
48 Control => CF=48 bit

Ventical Programming

UB Control Signal => CF=6bit


UB=27 (5)=32

Gbit

Q.

Consider a Hypothetical CU it has 1024 control words memory. Is support 48 control signals & 16 Flags. What is the size of the control words in bits & control memory in byte using

- (i) Horizonal Programming?
- (ii) Vertical Programming?



Control Memory = 1024 CW = 1024 X 62 bit = 102


is 8k Byte Ang


Vertical Programming

Flog CF CAR/AF Word = 4+6+10 Word = 205it

Control Memory = 1024 CW = 1024 X 20 bit = (1021

3 Byte Am





Control Memory = 20 CW = 20 X 44 bit = 3 44 M bits Ang Q.

Consider a CPU where all the instructions require 7 clock cycles to complete execution. There are 140 instructions in the instruction set. It is found that 125 control signals are needed to be generated by the control unit. While designing the horizontal microprogramming control unit, single address field format is used for branch control logic. What is the minimum size of the control word and control address register?

- (a) 125, 7
- (b) 125, 10
- (c) 135, 7
- (d) 135, 10

Total Number of Instruction = 140.

# cycle Instr = 7 cycle.

Total # cycle x open nInstr = 140x7 = 980 nInstr | CW.

Control memory = 980 CW. \$ 2"

AF KAR | NIA | cmad = 10bit

Honizontal 125 CS = CF = 125 bit.

135, 10

A micro program control unit is required to generate a total of 25 control signals. Assume that during any microinstruction at most tow control signals are active. Minimum number of bits required in the control word to generate the required control signal.



(b) 2.5

(2) 10

(d) 12



[GATE CSE 1996]

5bit	5bit
FCI	FC2

Q.

A Hypothetical processor contain word length of 12 bits. It support 1 word opcode. Each Instruction takes 8 cycles to compete the execution. Processor contain 256 control signal & 16 flags. Processor used Horizontal Control Unit. 64 Branch is used then what is the size of CAR & CDR in bits of control memory?

-> Word length = 12 bit - OPCODE = LINORD = 12bit Total #Inst operation = 2 Instruction #cycle | Instr = 8 Cycle | Trestr Total # UInst / Usper (CW = 212 X8 7 2 " UInst" (W

Contral = 2 CIN.
Memory = 2 CIN.

AF/cm Add = 15 bit

16 Flag => Flag = 4bit
64 Branchion = BC = 6bit
Gradition

Hunizontal? 256CS => 256 bits

RISC Reduced Instruction set computer	CISC Complex Instruction set computer
It support less number of addressing Mode     (AM)	1. It support more number of AM.
2. It support smaller Instruction set	2. It support larger Instruction set.
3. It support more number of Register	3. It support less number of Register
4. It support fixed length Instruction	4. It support variable length Instruction
8. It support 1 Instruction per cycle (CPI=1) (Cycle per Instruction =1)	5. It support number 1 Instruction Per cycle (CPI +1)
6. It support pipeline successfully	6. It support unsuccessful Pipeline
7. It is the expensive processor used in Real Time application	7. It is the low expensive processor
8. It is a super computer	8. General Purpose computer
It uses hardwired control unit. (Motorola processor, power processer, ARM processor)	9. It uses microprogrammed (vertical) control unit (Pentium processer)





Consider the following processor design characteristics:



1. Register-to-register arithmetic operations only.

H. Fixed-length instruction format.

HI. Hardwired control unit.

Which of the characteristics above are used in the design of a RISC processor? [2018: MCQ 1M]

- A I and II only
- B II and III only
- C I and III only
- I, II, and III only

Q.

Consider three floating point numbers A, B and C stored in registers  $R_A$ ,  $R_B$  and  $R_C$ , respectively as per IEEE-754 single precision floating point format. The 32-bit content stored in these registers (in hexadecimal form) are as follows.

 $R_A = 0 \times C1400000$ 

R<sub>B</sub>=0×42100000

R<sub>c</sub>=0×41400000

Which one of the following is FALSE?

2022: MCQ 2M

 $A \cdot A + C = 0$ 

 $B \cdot C = A + B$ 

 $C \cdot B = 3C$ 

D, (B-C)>0





- (1) Introduction of COA
- (2) MIC Ingth & AM
- 13 Floating Point Representation
- 9 ALU Data Path & Control Unit

1.1. Tub. (5) Pipelining

-



# My Computer Properties.

2338GHZ Processor.

32 bit Processor = word length = 32 bit

YGB RAM = 2 X8bit

LTB Hand Disk.

.



- 1 Cycle
- 2) Cycle Time


103=1kills. 106 = I Mega million 109 = 1 Giga

-) Prog ET

Prog ET

CPU Time Calculation MIPS. [Millions of Inst' Pon Second]

SUPER Computer: FLOPS (Floating Point oberation Persecond)



Cycle of 1 time clock broquency.

1942 Processor

Time or

Constant

aude time = 1 gar = 10 gar broguenay

Cycle time = 19 (1800) (gg 16HZ)


= 1/987 (1800) (gg 16HZ)

Pw

#### **CPU Time Calculations**




- CPU Time Calculations Program Execution Time.
- Program Execution time is calculated based on the clock.
- Processor contain clock pins & these clock pin is externally connected with the clock generator.
- or)
- So in the computer system all the operation are controlled by the clock, so CPU contain clock pins which is externally connected with clock generator.






These clock signals are carried into the CPU through (with the help of) Clock pin. So CPU operation are controlled by the clock signal.






Program E.T (Execution Time) is calculated based on 2 factor

- 1) Cycle
- 2) Cycle Time







2) Cycle Time: The time required to transfer the pulse either from rising edge to rising edge or falling edge to falling edge is called as cycle time.



Cycle time depends on the clock frequency.

Cycle time 
$$\propto \frac{1}{\text{Clock frequency}}$$



Example: 1 GHz clock is used.

Cycle time = 
$$\frac{1}{1 \text{GHZ}} \sec \frac{1}{10^9} \sec$$

### 2GHZ Processor.

1980 -> MH2 1985

Toologs - GHZ

(B) In Program we have 100 Dreth, I can Instructed takes 6 Clock Cycle. Observating at 16H2 Processor Prog. ET?

Galm 100 Instructions 6 Cycle.

100 Instr Each takes 6 Cycle.

Total cycle in Program = 100 x 6 = 600 Cycle

Prog. ET = GOUX I WEC

= 600 Mec.

(B) In Program we have 100 Irst, & cach Irstn takes 6 Clock cycle. Operating at 2942 Processor Prog. ET ? Cycletime = 1 = 0.5 mgcc 100 Inst " Each takes 6 Cycle.


Total cycle in Program = 100 x 6 = 600 Cycle

Prog. ET = 600 x 0.5 ngac

= 300mgec

(B) In Program we have 100 Irst, & cach Instr takes 6 Clock cycle, observating at 49112 Processor Cycletime = 1 = 0.25 mgce 44/12 long. ET ? 100 Inst " Each takes 6 Cycle. Total yole in Program - 100 x 6 = 600 Cycle

Prog. ET = 600x 0.25 ngec = 150 ngec



IGH2) = Cycle time = Injec

40mm & Cycle

= GOUXING= GOUNGEC

40X8 + 30X6 + 30X5

100

Program (CPU) Time:

- 1 Drytorction Count (IC)
- @CPI [Cycle Per Instr]
- 3) Cycle time.

30 Install 6 cycle

7320+180+150

= 650 Cycle

30 m=> 5 cycle

7650x1ng

650ngec

# CPU Time Calculation / Program ET



CPU Time means program Execution Time.

```
Program Execution time = # Seconds / Program
```

```
= # Instruction/ #Cycle / #Second / program Instruction cycle

Instruction Cycle per Cycle time
Count Instruction
(CPI)
```

Prog. ET / CPU time =  $IC \times CPI \times cycle$  time

# CPU Time Calculation / Program ET




CPU Time means program Execution Time.

Program Execution time = # Seconds / Program

```
= # Instruction/ * #Cycle / * #Second / program * Instruction * cycle
```







Prog. ET / CPU time =  $IC \times CPI \times cycle$  time



Program is a combination of <u>Data transfer</u>, <u>Data manipulation</u>, & Transfer of control (TOC) Instruction. Different Instruction takes (consume) different cycle to complete the execution so,

i = Instruction type

Prog. CPU 
$$= \left[ \Sigma(Tc_i \times CPTi) \right]$$
 Cycle time

$$\begin{bmatrix}
40 \times 8 + 30 \times 6 + 30 \times 5
\end{bmatrix}$$

$$= 650 \text{ cycle}$$

$$650 \text{ NSCC}$$

40x8 + 30x6 + 30x5

100 Test = Total Cycle = 650 cycle

ANY CPT = 
$$\frac{650}{100}$$
 = 6.5

Ang CPP = 6.5



Let CPI be the number of cycles required for instruction type i, and I be the number of executed instructions of type i for a given program. Then we can calculate an overall (Average) CPI as follows:


$$CPI = \frac{\sum_{i=1}^{n} (CPIi \times Ii)}{I_{c}}$$

The processor time T needed to execute a given program can be expressed as  $T = Ic \times CPI \times \tau$  = 950 x 8.36 x 0.66 (Where,  $\tau = 1/f$ , &  $I_c$  instruction count)

A common measure of performance for a processor is the rate at which instructions are executed, expressed as millions of instructions per second (MIPS) referred to as the MIPS rate. We can express the MIPS rate in terms of the clock rate and CPI as follows:

$$MIPS rate = \frac{Ic}{T \times 10^6} = \frac{f}{CPI \times 10^6} MIPS$$







Instruction type	Instruction count	CPI
LOAD	300	11
STORE	200	9
ARITHMATIC	250	7
SHIFT	150	6
BRANCH	50	4



## What is Average Instruction Execution of the program?



ANOCIT = 
$$\frac{300\times11+200\times9+250\times7+150\times6+50\times4}{950}$$

# Q. 2 What is the MIPS Rate of a program?



I Trest Aug Trest 
$$ET = 5.51 \times 10^9 \text{ Sec}$$
  
 $1 \text{ Trest} = 5.51 \times 10^9 \text{ Sec}$ 

# Q. 3 What is the total Program ET?



#### Solution for Question 1



Average Instruction ET = 
$$\frac{\text{# of cycle/prog}}{\text{#of Instruction /prog}}$$

$$\Rightarrow \frac{(300\times11)+(200\times9)+(250\times7)+(150\times6)+(50\times4)}{950}$$
$$\Rightarrow \frac{3300+1800+1750+900+200}{950} = 8.36 \text{ Cycle}$$

Cycle Time = 
$$\frac{1}{\text{clock frequency}} = \frac{1}{1.5 \text{ Ghz}} \Rightarrow \frac{1}{1.5} \text{ nsec} \Rightarrow 0.66 \text{ nsec}$$

Average Instruction ET =  $8.36 \times 0.66$  nsec

Average Instruction ET = 5.51 nsec

### Solution for Question 2



Average Instruction ET =  $5.51 \times 10^{-9}$  sec

In 1 second  $\rightarrow$  # Instruction

$$=\frac{1}{5.5\times10^{-9}}$$
 Instruction / second

$$=\frac{1}{5.51}\times 10^9$$
 Instruction / second

$$= 0.1814 \times 10^9$$
 Instruction / second

$$= 181.4 \times 10^6$$
 Instruction / second

$$= 181.4 \text{ MIPS}$$

### Solution for Question 3



Total Program ET = # Instruction / Program × Average Instruction ET

$$= 950 \times 5.51 \, \text{nsec}$$

$$= 5234.5 \text{ nsec}$$

Program ET = 5.234 nsec



1 nsec clock cycle processor consume 4 cycle for load and store operation and 6 cycle for ALU operation and 2 cycle for branch operation. The relative frequency of these operation are 40%, 40% and 20% respectively.

- (i) What is the average instruction ET?
- (ii). What is the performance in term of MIPS?
- (iii). If program contain 106 instruction them what is total program ET?



#### (i) What is the average instruction ET?

Ang CPI = 
$$.40 \times 4 + .40 \times 6 + .20 \times 2$$
  
 $\Rightarrow 1.6 + 2.4 + 0.4$   
Ang CPI =  $4.4$  Cycle  
Ang Instr FT =  $4.4$  Cycle  
 $\Rightarrow 4.4 \times 1.49$  ec  
 $\Rightarrow 4.4 \times 1.49$  ec



#### (ii). What is the performance in term of MIPS?

I first = 
$$\frac{4.4 \times 10^9}{10^9}$$
 Sec.  
In  $\pm \sec \Rightarrow \frac{1}{4.4} \times 10^9$  Instal | Sec



#### (iii). If program contain 106 instruction them what is total program ET?





Consider a 2.3ns clock cycle processor which consume 9 cycle for load and store instruction and 7 cycle for ALU instruction and 3 cycle for branch instruction. Relative frequency of their instruction are 40%, 40% and 20% respectively. Processor is enhanced with an average CPI of 1. During the enhancement, cycle time is increased by 40%, them what is performance GAIN [speed up factor] of new and OLD Design?

Ang CPI = 
$$[-40\times9 + .40\times7 + .20\times3]$$
 cucle

Ang CPI =  $7$  cycle & cycle time =  $2.3$  nsec.

Ang Instr ET =  $7\times2.3 = 16.1$  nsec

ETop =  $16.1$  nsec

Ang That ET = [0.4x1 + 0.4x1 + 0.2x1] 3.22 ngec.

ETNEW = 3.22 Ngec


Performance of New = Flow = 16.1 mg = (5) Ang GAIN = Performance of DLD ETNOW = 3:22 mg = (5) Ang RAM = 10 Hours

SHYAM = 4 HOURS.

Performance & 1 ET.

SHYAM Performance is Best.

Q.



Instruction Type	CPI	Instruction Mix (%)
Arithmetic and logic	1 ×	60%
load/store with cache hit	2 X	18%
Branch	4 X	12%
Memory reference with cache miss	8 ×	10%

The average CPI when the program is executed on a uniprocessor with the above trace results is CPI =  $0.6 + (2 \times 0.18) + (4 \times 0.12) + (8 \times 0.1)$  = 2.24. The corresponding MIPS rate is  $(400 \times 10^6)/(2.24 \times 10^6) \approx 178$ 

