COMPUTER SCIENCE



Computer Organization and Architecture

Machine Instruction and Addressing Modes



Lecture_03

Vijay Agarwal sir





Instruction Set Architecture

Expand Opcode Technique



Instruction

Instruction Format

Instruction Set

austiens 2 GATE PYQ'S.

Instruction Format



OPCODE (Myemonics) operational Orde Type of operation. nbit => 2 operation

Instruction Address field OPCODE Mem AF IMB (28)

Machine Instruction Characteristics



- The operation of the processor is determined by the instructions it executes, referred to as machine instructions or computer instructions
- The collection of different instruction that the processor can execute is referred to as the processor's instruction set (ISA)

Instruction Format






Instruction Format

OP: OPCODE Si: Source Sz: Source 2

Dost : Destination



Instruction Set Architecture Classification



Stack organization.

- Single accumulator organization.
- General register organization.


Instruction Set Architecture



Organization is classified into 3 types based on the availability of ALU Operand (Data) (AF: Address field or AI: Address Instruction)

- 1 Stack-CPU [OAF]
- 2. Accumulator-CPU [1AF]
- 3. General Register organization
 - Reg-Memory reference CPU [2AF]
 - ii. Reg-Reg reference CPU [3AF]


Stack Organization [STACK - CPV].





- ALU operations one . In the Stack Based organization Performed only on Stack Data.
 - . So Both the openand (Data) Must be Required in the Stack 2 After Processing Result is also Stored in the Stack.
 - · STACK is Part of Memory which is intialized by (STACK Pointer)
 SP Repister.
 - In stock Ingert & Delete operation are performed at the Same end colled TOSCTOP of the Stocks so its become default location.

W 05





Combitable

OPLODE

Destination

Soute

Source 2

ALU operation

(A+B)

TOS = TOS + TOS

(2) ADD(ALU) Ti:


PUSH

PUSH A

Iz: PUSH B

, tos 105






PUSH) Stack specific, Delete. LOAD Memory Specific memory Read STORE Memory Specific memory write IN To Specific The Read

'Mov': General With all Combination.





. .



In the STACK-CPU, Only ALU Operation are

OAI & Data transfer Instruction (PUSH & POP) are

Not OAI (Zero Address Instruction).



Consider a 32 bit Hypothetical Processor which use STACK-CPU. Which support 1 Word opcode and 24 bit address following statement is executed on a STACK-CPU (Stack is Initially Empty)

$$X = (A + B) \times (C + D)$$

Q.L

How many Machine Instruction are required using Stack-CPU?




Ti: PUSH A A (i) PUSH B T2: ADD Iz: (A+B) PUSH C Ty: A+B PUSH D etos C+D ADD 工: MUL (A+B) +(C+D) Ig POP X 8 M/c Inst Using STACK - CPU.



8 M/c Ingta Using STACK-CPU. Q.<u>l</u>

How many Machine Instruction are required using Stack-CPU?





Q.2

How much Memory space is required for the program in Byte?



X = (A+B) * (C+D)

OPUDE AF

OPCODE: 413, A.F=318yte.

OPWDE AF.

I: PUSH A

Iz: PUSH B

In: ADD

In: PUSH C

Is: PUSH D

Ic: ADD

In: MUL

Ig: POP X

Ii: 4B + 3B = 7B4te

I: 4B + 3B = 7 Byte

T2: 4B

18:

In: UB+BB = 7 Byte

Is: 4B+3B = 7 Byte

IG: 4B = 4Byte

In: UB = UByte

4B+3B = 7 Byte

= 4 Byte



What is the status of the Stack at the end of program execution? (Pw)





Empty Boz Result is Stored in M[x].



$$X = (A + B) \times (C + D)$$

I ₁ :	PUSH	Α	$TOS \leftarrow \underline{A}$
I ₂ :	PUSH	В	$TOS \leftarrow B$
I ₃ :	ADD		$TOS \leftarrow (A + B)$
I4:	PUSH	C	$TOS \leftarrow C$
I ₅ :	PUSH	D	$TOS \leftarrow D$
I ₆ :	ADD		$TOS \leftarrow (C + D)$
I ₇ :	MUL		$TOS \leftarrow (C + D) \times (A + B)$
I ₈ :	POP	X	$M[X] \leftarrow \underline{TOS}$

8 Machine Instruction Required (Stack-CPU)


Single Accumulator Organization



- · In Accumulator Based org Grost ALU operand are Required in Accumulator, Second ALU operand (DATA) either Present in Register @ in Memory
 - · After the Processing Result is also stored in the Accumulator OR) Accumulator is used as a Destination.
 - · In the Processor. Only I [one] Accumbator is Present, so Not Need to explict Mention the address.

Single Accumulator Organization





ALU operation.



ADD RL

$$AC \leftarrow AC + R_1$$
(Desta) (Si) [S2]
 AC



ADD [6000]

$$AC \in AC + m[6000]$$
(Dostr) (Si) [S2]
(AC) AC menn

Data transfer operation




LOAD (7000)

(eg2)

STORE (9000)

Single Accumulator Organization





Memog => main Memory.

P.A.S & Physical memory L.A.S & Logical Memory

Register file

The Number of Registers Supported

by the Processor is denoted (Called) Register

bile

(e) Register bill = 16 Contain 16 Registers.

Single Accumulator Organization



(A+B) Al B are the variable in the Memory. How Many.

M/c Instr Required to execute Using Ac-cpu ?

LOAD A;

AC < m[A]

T2:

ADD

B;

ACE AC+M[B]

2 m/c Instr Using AC-CPU.

Single Accumulator Organization



(nxxx)+z. How many Mk Iver Required Using AK-CPU?

3 machine Instrusing AC-CPU

X=(A+B)* (C+D) A,B,C,D4 x are variable in the memory. (Q.1) How many MIC Instr Required to execute Using AC-CPU? (Q2) How Many Spills (memory Spills) are Required? ACEM[A] LOAD (ACE A+B) ACE AC+M(B) ADD B; (Ang 2) M(T) = (A+B) m(T) EAC STORE Ty: AC EM(C) LOAD ACE AC+M(D) ADD Di ACE AC + M(T) T6: MUL T; M(X): (A+B) + (C+D)MOXIC AC; STORE X; 7 Mk Instr Usiy AC-CPU.

* 1

Single Accumulator Organization



$$X = (A + B) \times (C + D)$$

LOAD $AC \leftarrow M[A]$ I_1 : Α ADD $AC \leftarrow AC + M[B]$ В STORE $M[T] \leftarrow AC$ I_3 : I_4 : LOAD $AC \leftarrow M[C]$ C $AC \leftarrow AC + M[D]$ I₅: ADD D MUL $AC \leftarrow AC \times M[T]$ I_6 : STORE $M[x] \leftarrow AC$

7 Machine Instruction Required (AC-CPU)



Based on the Number of Register Subparted by the Processor this Arch. is divided into 2 Types.

- 1) Register Memory Reference (Reg-Mem CPU)
- 2) Register Register Reference [Reg-Reg CPU].

HOME - WORK.



$$(A+B)$$

 $(A+Y)+2$

Desta	9	SZ
Sovice L (Reg)	Reg	Reg/menn

(1) ADD R, R2
$$R_1 \in R_1 + R_2$$
(2) ADD R_1 (6000)
$$R_1 \leftarrow R_1 + m(6000)$$



(RISC)
Register-Register Refuernce. [2AF)



$$X = (A + B) \times (C + D)$$

I ₁ :	MOV	R1, A	$R1 \leftarrow M[A]$
I ₂ :	ADD	R1, B	$R1 \leftarrow R1 + M[B]$
I ₃ :	MOV	R2, C	$R2 \leftarrow M[C]$
I_4 :	ADD	R2, D	$R2 \leftarrow R2 + M[D]$
I ₅ :	MUL	R1, R2	$R1 \leftarrow R1 \times R2$
I ₆ :	MOV	X, R1	$M[X] \leftarrow R1$

6 Machine Instruction Required (Reg-CPU)

RISC Instructions



$$X = (A + B) \times (C + D)$$

LOAD	R1, A	$R1 \leftarrow M[A]$
LOAD	R2, B	$R2 \leftarrow M[B]$
LOAD	R3, C	$R3 \leftarrow M[C]$
LOAD	R4, D	$R4 \leftarrow M[D]$
ADD	R1, R1, R2	$R1 \leftarrow R1 + R2$
ADD	R3, R3, R2	$R3 \leftarrow R3 + R4$
MUL	R1, R1, R3	$R1 \leftarrow R1 \times R3$
STORE	X, R1	$M[X] \leftarrow R1$

Note:



Immediate field is n bit

Unsigned Range =
$$(0 \text{ to } 2^n - 1)$$

Signed Range = $-(2^{n-1})$ to + $(2^{n-1} - 1)$

Example

If immediate field is 4 bit

Then unsigned range =
$$(0 \text{ to } 2^4 - 1) \Rightarrow 0 \text{ to } 15$$

Signed Range = $-(2^{4-1}) \text{ to } + (2^{4-1} - 1)$

A machine has a 32-bit architecture, with 1-word long instructions. It has 64 registers, each of which is 32 bits long. It needs to support 45 instruction, which have an immediate operand in addition to two register operands. Assuming that the immediate operand is an unsigned integer the maximum value of the immediate operand is ____. [GATE-2014 (Set-1)]

A processor has 40 distinct instructions and 24 general purpose registers. A 32-bit instruction word has an opcode, two register operands and an immediate operand. The number of bits available for the immediate operand field is _____.

[GATE-2016 (Set-2)]

Consider a processor with 64 registers and an instruction set of size twelve. Each instruction has five distinct fields, namely, opcode, two source register identifiers, one destination register identifier, and a twelve-bit immediate value. Each instruction must be stored in memory in a byte-aligned fashion. If a program has 100 instructions, the amount of memory (in bytes) consumed by the program text is ____.

[GATE-2016 (Set-2): 2Marks]

Expand Opcode Technique



Expand Opcode Technique

Expand opcode length is required in the fixed length instruction supported CPU Design to implement the various instruction with different formats.

Variable Length Instruction Supported CPU Design

OPCODE = 8 bit


Address field = 8 bit

(i) 1 Address Instruction Design:





(ii) 0 Address Instruction Design:




Fixed Length Instruction Supported CPU Design




$$OPCODE = 8 bit$$

$$A.F = 8 bit$$

(i) 1 Address Instruction Design:



(ii) 0 Address Instruction Design:



Expand Opcode Technique



- Primitive instruction means smallest opcode instruction.
- Step 1: Identify the primitive instruction in the CPU.
- Step 2: Calculate the total number of possible operation.
- Step 3: Identify the free opcode after allocating the existed instruction
- Step 4: Calculate the number of Derived instruction possible by multiply

Free opcode × 2 Increment bit in opcode



Consider a processor which support 6 bit instruction and 4 bit address field. If there exist 2 one address instruction then how many 0 address instruction can be formulated?



Consider a processor which contain 8 bit word and 256 word memory. It support 3 word instruction. If these exist 254 2-address instruction and 256 1-address instruction then how many 0 address instruction can be formulated?



Consider a processor with 16 bit instruction. Processor has 15 registers and support 2 address instruction and 1 address instruction. If processor support 256 1-address instruction then number of 2-address instruction are

A 128

B 192

C 240

D 248

Solution(c): 240



15 register = 2^4 \Rightarrow Register A.F = 4 bit



OPCDE field =
$$16 - (4 + 4) = 8$$
 bit
So total number of 2 address instruction = $2^8 = 256$
Let 'x' 2 address instruction used

Number of free opcode = $(2^8 - x)$

1 Address field

= 240



OPCODE	A.F
12 bit	4 bit

Total no of 1 address instruction =
$$(2^8 - x) \times 2^{12-8}$$

 $[2^8]256 \Rightarrow (2^8 - x) \times 2^4$
 $2^4 = 2^8 - x$
 $x = 2^8 - 2^4 \Rightarrow 256 - 16$

A processor has 16 register (R0, R1,, R15) and 64 floating point registers (F0, F1, F63). It uses a 2-byte instruction format. There are four categories of instructions: Type-1 Tpye-2 Type-3 and Type-4. Type-1 category consists of four instructions, each with 3 integer register operands (3Rs) Type-2 category consists of eight instructions, each with 2 floating point register operands (2fs). Type-3 category consist of fourteen instructions, each with one integer register operand and one floating point register operand (1R + IF). Type-4 category consists of N instructions, each with a floating point register operand (FR). The maximum value of N is _____.

[GATE-2018 : 2 Marks]



A processor has 64 registers and uses 16-bit instruction format. It has two types of instructions: I-type and R-type. Each I-type instruction contains an opcode, a register name, and a 4-bit immediate value. Each R-type instruction contains an opcode and two register names. If there are 8 distinct I-type opcodes, then the maximum number of distinct R-type opcodes is

[GATE-2020 : 2 Marks]

