

COMPUTER SCIENCE

Computer Organization and Architecture

Machine Instruction and Addressing Modes

Lecture_07



Vijay Agarwal sir





TOPICS
TO BE
COVERED



01

Addressing Modes

ADDRESSING MODE (AM)

WHEN &
why AM Used

Type of AM .



Addressing Modes

[AM]

⇒ 'EA'



- ① Immediate AM
- ② Direct | Absolute AM.
- ③ Memory Indirect AM.
- ④ Register Direct AM
- ⑤ Register Indirect AM.
- ⑥ PC - Relative AM
- ⑦ Base - Reg AM
- ⑧ Index - Reg AM
- ⑨ Implied | Implicit AM
- ⑩ Auto Decrement AM
- ⑪ Auto Increment AM.

Addressing Modes


Symbols of AM's

AM	Symbols
Immediate AM	I or #
Direct AM	[]
Indirect AM	@ @ [()]
Register AM	Register Name
Index Reg AM	Index Reg Name.

Addressing Modes

'Mode field'

OPERAND (DATA)



(where it is operand?)

⇒ Effective Address (EA)



Actual Address of the Operand.

Addressing Modes [AM]

- ① Immediate AM
- ② Direct | Absolute AM.
- ③ Memory Indirect AM.
- ④ Register Direct AM
- ⑤ Register Indirect AM.

- ⑥ PC - Relative AM
- ⑦ Base - Reg AM
- ⑧ Index - Reg AM
- ⑨ Unified | Implicit AM
- ⑩ Auto Decrement AM
- ⑪ Auto Increment AM.


Displacement AM.

Addressing Modes

① Immediate AM: In this Addressing operand are present in the Address field of the Instruction.
[I@#]

(OR)

In this AM operand are present in the Instruction itself.



Note

Immediate AM are Used to Access the Constant & Initialize the Register With Constant Value.

Addressing Modes

ADD R₁, #500
ADDI R₁ 500.

R₁ ← R₁ + 500

MOV

MOV R₀ #50

@

MOV I R₀, 50R₀ ← 50.

Addressing Modes

Immediate AM:

MVI R₂, 4000

(OR)

MOV R₂, #4000

R₂ ← 4000

(OR) ADDI R₁, 4000

(OR)
ADD R₁, #4000.

R₁ ← R₁ + 4000.

(OR)
MVI R₀, 600
MOV R₀, #600
MOVE R₀, 600

R₀ ← 600.

(OR) ADDI R₄, 600

(OR)
ADD R₄, #600

R₄ ← R₄ + 600.



Immediate AM has some Limitations:

- ① Immediate AM can never be used as a Destination address.
It can be used only Source Address, Because Destination must Required Storage & Constant does not have Any Storage.

② ADDI R₁, 500
 $R_1 \in R_1 + 500;$

③ ADDI 500 R₁
 $500 \in 500 + R_1$

MOV_I 1000 R₂
 $X \quad X \quad 1000 \in R_2$

- ② The Range of Constant is limited by Address field.

n bit Immediate field

Unsigned Range = 0 to $2^n - 1$


Signed Range = -2^{n-1} to $+2^{n-1}$

Addressing Modes

② Memory Direct & Absolute AM:

In this Addressing Mode operand
are present in the Memory &

Address field of the Instruction contain
the Effective Address.



1 memory Reference
Required for
Read/Write DATA.



Read/write

memory

Note

This AM is used to Access the Variable

Note

1 Memory Reference Required for Read/Writ
DATA.

Addressing Modes

Absolute | Direct AM.

ADD R₁ 500

R₁ ← R₁ + M[500]

(e)

MOV R₁ [50]

R₁ ← M[50]

Addressing Modes

Absolute / Direct AM.

③ $\text{MOV } R_2 [4000]$

$R_2 \leftarrow M[4000]$

$R_2 \leftarrow 600$

④ $\text{MOV } R_0 [600]$

$R_0 \leftarrow M[600]$

$R_0 \leftarrow LL$

⑤ $\text{ADD } R_1, [4000]$

$R_1 \leftarrow R_1 + M[4000]$

$R_1 \leftarrow R_1 + 600$

⑥ $\text{ADD } R_1 [600]$

$R_1 \leftarrow R_1 + M[600]$

$R_1 \leftarrow R_1 + LL$

600

LL

4000

600

↑
Address

Memory

Direct Am

ADD [6000] [4000] [5000]


$$M[6000] \leftarrow M[4000] + M[5000]$$

↑ ↑ ↑
| Mem Ref | Mem Ref | Mem Ref
for Write for Read for Read

Addressing Modes

③ Memory Indirect AM:

In this AM Operand are present in the Memory, Effective Address is also present in memory, Instruction contain Address of Effective Address.



Addressing Modes

Memory Indirect

@3

MOV R₀ @500

$$R_0 \leftarrow M[500]$$

@3 ADD R₁ @500

$$R_1 \leftarrow R_1 + m[500]$$

Addressing Modes

Memory Indirect AM.

eg) $MOV R_2, @4000$

$$R_2 \leftarrow M[4000]$$

$$R_2 \leftarrow M[600]$$


$$R_2 \leftarrow I$$

eg) $ADD R_1, @4000$

$$R_1 \leftarrow R_1 + [4000]$$

$$R_1 \leftarrow R_1 + M[600]$$

$$R_1 \leftarrow R_1 + I$$



Addressing Modes

ADD

[6000]

↑
Direct
AM

@ 7000

↓
Memory
Indirect AM

((8000))

↑
Memory
Indirect AM.

$$m[6000] \leftarrow m[7000] + m[8000]$$



| Mem Ref for EA
| Mem Ref for Read

| Mem Ref for EA
| Mem Ref for Read DATA

5 Mem Ref.

Addressing Modes

①

ADD R₁ @4000

Addressing Modes


② ADD R₁ @500

$S_1 \& D_{reg}$
ADD | R₁ | @500

$$R_1 \leftarrow R_1 + M[CS00]$$

$$R_1 + M[11]$$

$$R_1 \leftarrow R_1 + 7$$




11	7
500	11
4000	500
500	

Addressing Modes

④ Register Direct AM

This AM is similar to Memory Direct AM but in this AM operand are present in the Registers instead of Memory.



OR

In this AM operand are present in the Register that Register Address (Register Name) maintained in the Address field of the Read/write Instruction.

1 Register Reference Required for Read/Writ
DATA .

Addressing Modes

(3) MOV R₀ R₁

$$R_0 \leftarrow R_1$$

I Ref Ref
for write

I Ref Ref
for Read

Addressing Modes

ADD [6000] R₁ @ 7000
Mem Direct |
 ↑
 Ref
 Direct
 |
 ↑
 Memory
 Indirect


m[6000] ← R₁ + @ 7000
|
| Ref Ref
| Bus Read DATA
| Mem Ref for EA
| Mem Ref for Read DATA

3 Memory Reference .
1 Register Reference .

Addressing Modes

⑤ Register - Indirect AM :

In this AM operand are present in the Memory & Effective Address is stored in Register.



Addressing Modes

Register Indirect

MOV R₁ @R₂

$$R_1 \in M[R_2]$$

$$R_1 \in M[400]$$

$$R_1 \in 9$$

Register Indirect $@R_2 = M[R_2]$
Reg Ref for R₂
mem Ref

Mem Indirect $@1000 = M[1000]$

$$R_2 = 400$$


Register Direct

MOV R₁, R₂

$$R_1 \in R_2$$

$$R_1 \in 400$$

400



Addressing Modes

@₃

ADD

[6000]

@7000

@R_L $m[6000] \leftarrow @7000 + @R_L$

Mem Direct

↓
| Mem Reference
for Write DATA↓
Mem Indirect↓
↓
| Mem Ref for EA
| Mem Ref for Read DATA↓
Register Indirect↓
| Reg Ref for EA
| Mem Ref for Read DATA4 Memory Reference
1 Register Reference

Addressing Modes

Q) Why Register Indirect AM Used instead of Memory Indirect AM?

Soln) ① To Shorten the Instruction Length (Size).

② Accessing the Register is very fast compare to memory.

Q) If Memory = 16GB then Memory Address = 34 bit the Instruction size large.
But in the Processor we have 32 or 64 Registers So we Need 5 or 6 bit
Respectively.

So 2 Advantage.

- ① Instruction Size Reduced.
- ② Faster Access.

Addressing Modes

⑥, ⑦ & ⑧

① PC Relative AM

$$EA = \frac{\text{Current PC value}}{\text{PC value}} + A.F \text{ [OFFSET]}$$

OR

$$EA = \frac{\text{Current PC value}}{\text{PC value}} + \text{Relative Value}$$

Displacement AM.

② Base Register AM

$$EA = \frac{\text{Base Register value}}{\text{Base Register}} + A.F \text{ [OFFSET]}$$

③ Index-Register AM

Index Ref. AM

$$EA = \frac{\text{Index Reg value}}{\text{Index Reg value}} + \text{OFFSET} \text{ [AF]}$$

↓

Array Implementation

BR : Base Register

R_i @ XR : Index Register .

Addressing Modes

Index AM \Rightarrow (Array Implementation)

$$\text{EA} = \text{Index Reg Value} + \text{A.F [OFFSET]}$$

- DATA
- | Ref Reference for Index Register Value.
 - | Arithmetic [ALU] Reference for EA Calculation.
 - | Memory Ref for Read/Write DATA.

Addressing Modes

⑨ & ⑩

Auto Decrement & Increment AM : This AM is Similar to Register Indirect

in which Register value Decrement @ Increment

Decrement : Pre decrement [First Decrement Register Value then Access the DATA .

Increment : Post Increment [First Access the Data then Increment in Register Value] .

Hint

JOL


Decrement : Negotiation (beginning)

Salary Increment : After 1 year
Salary Increased

Addressing Modes

⑪ Implied / Implicit AM:

In this AM operand (DATA info.) are present in the opcode itself.



Stack Based on Used Implied / Implicit AM. INC A

⑬ STC : Set Carry
(Carry = 1)

CLC : clear Carry
(Carry = 0).

Addressing Modes

V.V.Imp.

Constant - Immediate AM

Variable - Direct AM


Pointer - Indirect AM

Array - Index AM

Reallocation - Base Ref. AM

Addressing Modes

- ① Immediate
- ② Direct
- ③ Indirect
- ④ Register
- ⑤ Register Indirect
- ⑥ Displacement
- ⑦ Stack
- ⑧ Auto Decrement AM.
- ⑨ Auto Increment AM



- Q) Consider a 16 bit Instruction 'LOAD to AC' with Address field = 500. Starts at Memory location 200 onwards. Here Memory is Byte Addressable & OPCODE is 8 bit in size. (All Numbers are in Decimal)
- With the following Details
- Q) Calculate/Tell the Operand (DATA) & EA in Various AM's?

Addressing Mode	Effective Address	Content Of AC
Direct address		
Immediate Operand		
Indirect Address		
Relative address		
Indexed address		
Register		
Register Indirect		
Autoincrement		
Autodecrement		



Numerical example for addressing modes.

Addressing Mode	Effective Address	Content Of AC	
			$PC = 200$
Direct address	500	800	$R1 = 400$
Immediate Operand	201	500	$XR = 100$
Indirect Address	800	300	AC
Relative address	702	325	
Indexed address	600	900	
Register	--	400	
Register Indirect	400	700	
Autoincrement	400	700	
Autodecrement	399	450	

Address	Memory
200	Load to AC
201	Mode
202	Address = 500
	Next instruction
399	450
400	700
500	800
600	900
702	325
800	300

Numerical example for addressing modes.

Eight addressing modes for the load instruction

Mode	Assembly Convention	Register Transfer
Direct address	LD ADR	$AC \leftarrow M[ADR]$
Indirect address	LD @ADR	$AC \leftarrow M[M[ADR]]$
Relative address	LD \$ADR	$AC \leftarrow M[PC + ADR]$
Immediate operand	LD#NBR	$AC \leftarrow NBR$
Index addressing	LD ADR(X)	$AC \leftarrow M[ADR + XR]$
Register	LD R1	$AC \leftarrow R1$
Register indirect	LD (R1)	$AC \leftarrow M[R1]$
Autoincrement	LD (R1)+	$AC \leftarrow M[R1], R1 \leftarrow R1 + 1$

Q.

In which of the following addressing modes, operand is NOT
A part of instruction? [MSQ]

P
W

- A** Immediate
- B** Direct
- C** Indirect
- D** Register

Q. Consider a 16 bit hypothetical processor which support 1 Address Instruction Design with various addressing mode. It contain 8 bit OPCODE. It supports 1 word Instruction stored in the Memory with a starting address of $(745)_{10}$ (Decimal) onwards. Address field value of the instruction is 222. Register r_1 contain 111 memory content of [222] is 155. Which of the following is/are correct about effective address of various Addressing Mode (AM)? (all values are in decimal)

[MSQ]

- (I) In the Immediate AM Effective Address is 745.
- (II) In the Immediate AM Effective Address is 746.
- (III) In the Memory Indirect AM Effective Address is 155.
- (IV) In the Index AM effective Address is 333
(r_1 as index register)

Q.1 The most appropriate matching for the following pairs

- | | |
|------------------------------|--------------|
| X. Indirect addressing | 1. Loops |
| Y. Immediate addressing | 2. Pointers |
| Z. Auto decrement addressing | 3. Constants |

[GATE - 2000: 1 Mark]

A X - 3 Y - 2 Z - 1

B X - 1 Y - 3 Z - 2

C X - 2 Y - 3 Z - 1

D X - 3 Y - 1 Z - 2

Q.3

If we use internal data forwarding to speed up the performance of a CPU (R1, R2 and R3 are registers and M[100] is a memory reference), then the sequence of operations.

$$R1 \rightarrow M[100]$$

$$M[100] \rightarrow R2$$

$M[100] \rightarrow R3$ can be replaced by

[GATE - 2004: 2 Mark]

A

$$R1 \rightarrow R3$$

$$R2 \rightarrow M[100]$$

B

$$M[100] \rightarrow R2$$

$$R1 \rightarrow R2$$

$$R1 \rightarrow R3$$

C

$$R1 \rightarrow M[100]$$

$$R2 \rightarrow R3$$

D

$$R1 \rightarrow R2$$

$$R1 \rightarrow R3$$

$$R1 \rightarrow M[100]$$

Q.4

Match List-I with List-II and select the correct answer using the codes given below the lists:

[GATE - 2005: 2 Mark]

List-I

- A. $A[I] = B[J];$
- B. `while[*A++];`
- C. `int temp = *X;`

List-II

- 1. Indirect addressing
- 2. Indexed addressing
- 3. Auto increment

Codes:

	A	B	C
A	3	2	1
B	1	3	2
C	2	3	1
D	1	2	3

Q.5

The memory locations 1000, 1001 and 1020 have data values 18, 1 and 16 respectively before the following program is executed.

[GATE - 2006: 2 Mark]

MOVI	Rs, 1	Move immediate
LOAD	Rd, 1000(Rs)	Load from memory
ADD I	Rd, 1000	Add immediate
STOREI	0(Rd), 20	Store immediate

Which of the statements below is TRUE after the program is executed?

- A** Memory location 1000 has value 20
- B** Memory location 1020 has value 20
- C** Memory location 1021 has value 20
- D** Memory location 1001 has value 20

Q.7

The absolute addressing mode

[GATE - 2002: 1 Mark]

P
W

- A** The operand is inside the instruction
- B** The address of the operand is inside the instruction
- C** The register containing the address of the operand is specified inside the instruction.
- D** The location of the operand is implicit.

Q. 8

A CPU has 24-bit instructions. A program starts at address 300 (in decimal). Which one of the following is a legal program counter (all values in decimal)?

[GATE-1 Marks]

- (a) 400
- (b) 500
- (c) 600
- (d) 700

COMMON DATA QUESTION (9 -10)

Consider the following program segment, Here R1, R2 and R3 are the general purpose register.

Instruction	Operation	Instruction size (no. of words)
MOV R1, (3000)	$R1 \leftarrow M[3000]$	2
LOOP;		
MOV R2, M[R3]	$R2 \leftarrow M[R3]$	1
ADD R2, R1	$R2 \leftarrow R1 + R2$	1
MOV (R3), R2	$M[R3] \leftarrow R2$	1
INC R3	$R3 \leftarrow R3 + 1$	1
DEC R1	$R1 \leftarrow R1 - 1$	1
BNZ LOOP	Branch on not zero	2
HALT		Stop

Assume that the content of memory location 3000 is 10 and the content of the Register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 1000. All the Numbers are in decimal.

Q.9

Assume that the memory is word addressable. The number of memory references for accessing the data in executing the program completely is

[2 marks]

- (a) 10
- (b) 11
- (c) 20
- (d) 21

COMMON DATA QUESTION (9 - 10)

Consider the following program segment, Here R1, R2 and R3 are the general purpose register.

Instruction	Operation	Instruction size (no. of words)
MOV R1, (3000)	$R1 \leftarrow M[3000]$	2
LOOP:		
MOV R2, M[R3]	$R2 \leftarrow M[R3]$	1
ADD R2, R1	$R2 \leftarrow R1 + R2$	1
MOV (R3), R2	$M[R3] \leftarrow R2$	1
INC R3	$R3 \leftarrow R3 + 1$	1
DEC R1	$R1 \leftarrow R1 - 1$	1
BNZ LOOP	Branch on not zero	2
HALT		Stop

Assume that the content of memory location 3000 is 10 and the content of the Register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 1000. All the Numbers are in decimal.

- Q.10** Assume that the memory is word addressable. After the execution of this program, the content of memory location 2010 is [2 marks]
- (a) 100 (b) 101 (c) 102 (d) 110

PC Relative AM

EA = Current PC Value + Address field value(Relative Value)

In this Mode Effective Address(EA) is obtained by adding the Relative Value to Program Counter(PC)

Relative Value means distance between current location to target location . It is a Constant(Signed Constant), present in the address field of the instruction.

PC Relative AM is used intra segment transfer of control(branching), when target address is present in same segment then during program execution control will be transferred with in the segment called intra segment branching.

Base Register AM

EA = Base register Value + Address field value

Base Register AM is used inter segment transfer of control(branching), when target address is present in different segment then during program execution control will be transferred between the segment called inter segment branching.

Note: Both PC relative AM & Base Register AM are suitable for program reallocation at run time.

Q.

Consider a 4 Byte long pc relative instruction is located in the memory with the starting address of 243048(Decimal). A -8 sign Displacement is present in the address field of the instruction . What is the branch address(Target address)?

P
W

Q.

Consider a 4 Byte long Jump instruction stored in the word addressable memory with a word size of 16bits. The starting address of instruction is 900(Decimal). A address field contain --32. content of base register is 500. What is the branch address(Target address) when the instruction is designed with

- (i) PC Relative Addressing Modes
- (ii) Base Register Addressing Modes

Q.

Consider a 16bits which support 1 word long instruction, stored in the memory with a starting address of 900(Decimal). Instruction format contain 8bit Opcode & Address field. Instruction is designed with PC Relative JMP Operation.

During its execution control(Branch) will be transferred to an address 614(Decimal) then What is

- (i) What is the Relative Value in Address field of the instruction?
- (ii) What is the PC Value before instruction fetch, after instruction fetch and after Execution phase?

P
W

Consider the following instruction sequence where registers R1, R2 and R3 are general purpose and MEMORY [X] denotes the content at the memory location X.

Instruction	Semantics	Instruction Size (bytes)
MOV R1, (5000)	$R1 \leftarrow \text{MEMORY}[5000]$	4
MOV R2, (R3)	$R2 \leftarrow \text{MEMORY}[R3]$	4
ADD R2, R1	$R2 \leftarrow R1 + R2$	2
MOV (R3), R2	$\text{MEMORY}[R3] \leftarrow R2$	4
INC R3	$R3 \leftarrow R3 + 1$	2
DEC R1	$R1 \leftarrow R1 - 1$	2
BNZ 1004	Branch if not zero to the given absolute address	2
HALT	Stop	1

Assume that the content of the memory location 5000 is 10, and the content of the register R3 is 3000. The content of each of the memory locations from 3000 to 3010 is 50. The instruction sequence starts from the memory location 1000. All the numbers are in decimal format. Assume that the memory is byte addressable.

After the execution of the program, the content of memory location 3010 is ____.

[GATE-2021(Set-1)-CS: 2M]

Consider a RISC machine where each instruction is exactly 4 bytes long. Conditional and unconditional branch instructions use PC-relative addressing mode with Offset specified in bytes to the target location of the branch instruction. Further the Offset is always with respect to the address of the next instruction in the program sequence. Consider the following instruction sequence

Instr. No	Instruction
i	add R2, R3, R4
i + 1	sub R5, R6, R7
i + 2	cmp R1, R9, R10
i + 3	beq R1, Offset

If the target of the branch instruction is i, then the decimal value of the Offset is ____.

[GATE-2017(Set-1)-CS: 2M]

For computers based on three-address instruction formats, each address field can be used to specify which of the following:

- S1: A memory operand
- S2: A processor register
- S3: An implied accumulator register


[GATE-2015(Set-1)-CS: 1M]

- A Either S1 or S2
- B Either S2 or S3
- C Only S2 and S3
- D All of S1, S2 and S3

Consider evaluating the following expression tree on a machine with load-store architecture in which memory can be accessed only through load and store instructions. The variables a, b, c, d and e are initially stored in memory. The binary operators used in this expression tree can be evaluated by the machine only when the operands are in registers. The instructions produce result only in a register. If no intermediate results can be stored in memory, what is the minimum number of registers needed to evaluate this expression?

[GATE-2011-CS: 2M]

- A 2
- B 9
- C 5
- D 3



The program below uses six temporary variables a, b, c, d, e, f.

```
a = 1
b = 10
c = 20
d = a + b
e = c + d
f = c + e
b = c + e
e = b + f
d = 5 + e
return d + f
```

| Assuming that all operations take their operands from registers, what is the minimum number of registers needed to execute this program without spilling?

[GATE-2010-CS: 2M]

A 2

B 3

C 4

D 6

Assume that $EA = (X) +$ is the effective address equal to the contents of location X , with X Incremented by one word length after the effective address is calculated; $EA = -(X)$ is the effective address equal to the contents of location X , with X decremented by one word length before the effective address is calculated; $EA = (X) -$ is the effective address equal to the contents of location X , with X decremented by one word length after the effective address is calculated. The format of the instruction is (opcode, source, destination), which means ($\text{destination} \leftarrow \text{source op destination}$). Using X as a stack pointer, which of the following instructions can pop the top two elements from the stack, perform the addition operation and push the result back to the stack.

[GATE-2008-CS: 1M]

- A ADD $(X) -, (X)$
- C ADD $-(X), (X) +$

- B ADD $(X), (X) -$
- D ADD $-(X), (X)$

**THANK
YOU!**

