

COMPUTER SCIENCE



Computer Organization and Architecture

Machine Instruction and Addressing Modes

Lecture_04

Vijay Agarwal sir



**TOPICS
TO BE
COVERED**

o1

Expand Opcode Technique

o2

Addressing Modes

Instruction Format.

- ① Stack Based org.
- ② Accumulator Based org.
- ③ General Register Org.

① STACK Based org. [Stack - CPU]

↳ TOS [Top of the Stack]

① $A + B$

② $(x * y) + z$

③ $X = (A + B) * [C + D]$

STACK - CPU

② Accumulator Based org.

ALU operation	Dest ⁿ	S ₁	S ₂
	<u>AC</u>	AC	Reg/mem

① $(A + B)$

② $(x * y) + z$

③ $X = (A + B) * (C + D)$

Instruction Set Architecture

CUP Organization is classified into 3 types based on the availability of **ALU Operand (Data)** (AF: Address field or AI: Address Instruction)

- ✓ 1. Stack-CPU **[0AF]**
- ✓ 2. Accumulator-CPU **[1AF]**
3. General Register organization
 - i. Reg-Memory reference CPU **[2AF]**
 - ii. Reg-Reg reference CPU **[3AF]**

Stack Organization

$$X = (A + B) \times (C + D)$$

I ₁ :	PUSH	A	TOS \leftarrow A
I ₂ :	PUSH	B	TOS \leftarrow B
I ₃ :	ADD		TOS \leftarrow (A + B)
I ₄ :	PUSH	C	TOS \leftarrow C
I ₅ :	PUSH	D	TOS \leftarrow D
I ₆ :	ADD		TOS \leftarrow (C + D)
I ₇ :	MUL		TOS \leftarrow (C + D) \times (A + B)
I ₈ :	POP	X	M[X] \leftarrow TOS

8 Machine Instruction Required (Stack-CPU)

Single Accumulator Organization

$$X = (A + B) \times (C + D)$$

I ₁ :	LOAD	A	AC \leftarrow M[A]
I ₂ :	ADD	B	AC \leftarrow AC + M[B]
I ₃ :	STORE	T	M[T] \leftarrow AC
I ₄ :	LOAD	C	AC \leftarrow M[C]
I ₅ :	ADD	D	AC \leftarrow AC + M[D]
I ₆ :	MUL	T	AC \leftarrow AC \times M[T]
I ₇ :	STORE	X	M[x] \leftarrow AC

7 Machine Instruction Required (AC-CPU)

General Register Organization



(Register file)

Based on the Number of Registers Supported by the Processor this Arch. is divided into 2 Type.

- ① Register - mem Ref CPU.
- ② Register - Register Ref CPU.

General Register Organization



- ① Register-Memory Reference : This Architecture support less Number of Registers so Register file size is small.

Compitable
Format :

OPCODE	Address 1 Field	Address 2 Field
--------	--------------------	--------------------

↓
ALU operation

Destⁿ
Reg(SI)

Source 1
Reg

Source 2
Reg/mem


DATA Transfer
operation

Destⁿ
Reg
Mem
Reg


Source
Mem
Reg
Reg

} 'MOV'


Reg-Mem Reg:




Q1 ADD R₁ R₂




Q2 ADD R₁ [6000]




Q3 MOV R₁ R₂



Q4 MOV R₅ (1000)



Q5 MOV [6000] R₂



eg) $(A+B)$ Using Reg-Mem Ref. How many m/c Instrⁿ Required?

I_1 : MOV γ_0 A; $\gamma_0 \in M[A]$

I_2 ADD γ_0 B; $\gamma_0 \in \underbrace{\gamma_0}_{S_1 (Reg)} + \underbrace{M[B]}_{S_2 (Mem)}$

2 Machine Instrⁿ (Using Reg-Mem Ref.)

General Register Organization



$(x * y) + z$; Using Reg-Mem Ref CPU?

I_1 : MOV $\%r0$ x ; $\%r0 \leftarrow M[x]$

I_2 : MUL $\%r0$ y ; $\%r0 \leftarrow \%r0 * M[y]$ $\%r0 = x * y$

I_3 : ADD $\%r0$ z ; $\%r0 \leftarrow \%r0 + M[z]$ $\%r0 = (x * y) + z$.

3 m/c Instrⁿ Using Reg-Mem Ref.

General Register Organization



many Instⁿ Required

$$X = (A+B) * (C+D)$$

A, B, C, D, X are variable in memory, then how many Instⁿ Required?
Using Reg - Mem Ref?

I₁: MOV R₀ A;

I₂: ADD R₀ B;

$$R_0 = A+B$$

$$R_0 \leftarrow R_0 + M[B]$$

I₃: MOV R₁ C;

I₄: ADD R₁ D;

$$R_1 = C+D$$

$$R_1 \leftarrow R_1 + M[D]$$

I₅: MUL R₀ R₁;

$$R_0 = R_0 * R_1$$

$$R_0 = (A+B) * (C+D)$$

I₆: MOV X R₀;

$$M[X] = (A+B) * (C+D)$$

6mk Instⁿ Using Reg-Mem.

General Register Organization

$$X = (A + B) \times (C + D)$$

[Reg - mem Reference]

I ₁ :	MOV	R1, A	$R1 \leftarrow M[A]$
I ₂ :	ADD	R1, B	$R1 \leftarrow R1 + M[B]$
I ₃ :	MOV	R2, C	$R2 \leftarrow M[C]$
I ₄ :	ADD	R2, D	$R2 \leftarrow R2 + M[D]$
I ₅ :	MUL	<u>R1</u> , <u>R2</u>	$R1 \leftarrow R1 \times R2$
I ₆ :	MOV	X, R1	$M[X] \leftarrow R1$

6 Machine Instruction Required (Reg-CPU)

General Register Organization

[RISC]



Register - Register Reference: This Arch. Supports
More Number of Registers

Comparable
Inst. Format



ALU operation

Destⁿ

Source 1

Source 2


Reg.

Reg

Reg

(Note)

In this org. ALU operand Always Required in Registers.



General Register Organization



② $(A+B)$ USING Reg-Reg Reference CPU ?

I_1 : LOAD δ_0 A; $\delta_0 \in M[A]$

I_2 : LOAD δ_1 B; $\delta_1 \in M[B]$

I_3 : ADD δ_2 δ_0 δ_1 ; $\delta_2 \in \delta_0 + \delta_1$.

3 m/c Instⁿ USING (Reg-Reg Ref.)

..

General Register Organization



③ $(x * y) + z$: Using Reg-Reg Ref?

I_1 : LOAD r_0 x ; $r_0 \leftarrow M(x)$

I_2 : LOAD r_1 y ; $r_1 \leftarrow M(y)$

I_3 : MUL r_2 r_0 r_1 ; $r_2 = r_0 * r_1$ $r_2 = x * y$

I_4 : LOAD r_3 z ; $r_3 \leftarrow M(z)$

I_5 : ADD r_4 r_2 r_3 ; $r_4 = r_2 + r_3$ $r_4 = (x * y) + z$

5 m/c Instⁿ Using Reg-Reg CPU

General Register Organization



$$X = [A+B] * [C+D]$$

Here A, B, C, D & X are variable in memory.
How many m/c Instrⁿ Required Using Reg-Reg CPU?

I₁: LOAD r₀ A;

I₂: LOAD r₁ B;

I₃: ADD r₂ r₀ r₁; r₂ = A+B

I₄: LOAD r₃ C

I₅: LOAD r₄ D

I₆: ADD r₅ r₃ r₄ r₅ = C+D


I₇: MUL r₆ r₂ r₅ r₆ = (A+B) * (C+D)

I₈: STORE X r₆; M[X] = (A+B) * (C+D)

8 m/c Instrⁿ / Using Reg-Reg CPU

GATE
(2Q) of 2 marks

⑧ Minimum Number of Register ?



r_0, r_0, r_1

$r_0 \leftarrow r_0 + r_1$

Reg-Mem Ref.

General Register Organization



2 marks
GATE

$$X = [A + B] * [C + D]$$

Here A, B, C, D & X are variable in memory.
How many minimum # Registers Required using Reg-Reg CPU?

I₁: LOAD R₀ A;

I₂: LOAD R₁ B;

I₃: ADD R₀ R₀ R₁; $R_0 \leftarrow R_0 + R_1$ $R_0 = A + B$

I₄: LOAD R₁ C;

I₅: LOAD R₂ D;

I₆: ADD R₁ R₁ R₂; $R_1 \leftarrow R_1 + R_2$ $R_1 = C + D$

I₇: MUL R₂ R₀ R₁; $R_2 \leftarrow R_0 * R_1$; $R_2 = (A + B) * (C + D)$

I₈: STORE X R₂; $M[X] \leftarrow (A + B) * (C + D)$

3 minimum Reg Required.

RISC Instructions



$$X = (A + B) \times (C + D)$$

LOAD	R1, A	$R1 \leftarrow M[A]$
LOAD	R2, B	$R2 \leftarrow M[B]$
LOAD	R3, C	$R3 \leftarrow M[C]$
LOAD	R4, D	$R4 \leftarrow M[D]$
ADD	R1, R1, R2	$R1 \leftarrow R1 + R2$
ADD	R3, R3, R2	$R3 \leftarrow R3 + R4$
MUL	R1, R1, R3	$R1 \leftarrow R1 \times R3$
STORE	X, R1	$M[X] \leftarrow R1$

ex) (A+B)

- ① STACK - CPU.
- ② Accumulator - CPU
- ③ Reg - Mem Ref.
- ④ Reg - Reg Ref.

ex2 $(x * y) + z.$

- ① STACK - CPU.
- ② Accumulator - CPU
- ③ Reg - Mem Ref.
- ④ Reg - Reg Ref.

Q3 $X = (A + B) * (C + D)$

- ① STACK - CPU.
- ② Accumulator - CPU
- ③ Reg - Mem Ref.
- ④ Reg - Reg Ref.



Note:

Immediate field is n bit

Unsigned Range = $(0 \text{ to } 2^n - 1)$

Signed Range = $-(2^{n-1}) \text{ to } +(2^{n-1} - 1)$

Example

If immediate field is 4 bit

Then unsigned range = $(0 \text{ to } 2^4 - 1) \Rightarrow 0 \text{ to } 15$

Signed Range = $-(2^{4-1}) \text{ to } +(2^{4-1} - 1)$



A machine has a 32-bit architecture, with 1-word long instructions. It has 64 registers, each of which is 32 bits long. It needs to support 45 instructions, which have an immediate operand in addition to two register operands. Assuming that the immediate operand is an unsigned integer the maximum value of the immediate operand is 16383 [GATE-2014 (Set-1)]




Done.



A processor has 40 distinct instructions and 24 general purpose registers. A 32-bit instruction word has an opcode, two register operands and an immediate operand. The number of bits available for the immediate operand field is 16 bit.

[GATE-2016 (Set-2)]

Done





Consider a processor with 64 registers and an instruction set of size twelve. Each instruction has five distinct fields, namely, opcode, two source register identifiers, one destination register identifier, and a twelve-bit immediate value. Each instruction must be stored in memory in a byte-aligned fashion. If a program has 100 instructions, the amount of memory (in bytes) consumed by the program text is 500B.

[GATE-2016 (Set-2): 2Marks]

Done

Basic Terms and Notation

The alphabet of computers, more precisely digital computers, consists of 0 and 1.

Each is called a *bit*, which stands for the binary digit.

The term *byte* is used to represent a group of 8 bits.

The term *word* is used to refer to a group of bytes that is processed simultaneously.

The exact number of bytes that constitute a word depends on the system. For example, in the Pentium, a word refers to four bytes or 32 bits. On the other hand, eight bytes are grouped into a word in the Itanium processor.



We use the abbreviation “b” for bits, “B” for bytes, and “W” for words.

Sometimes we also use *doubleword* and *quadword*. A doubleword has twice the number of bits as the word and the quadword has four times the number of bits in a word.

Bits in a word are usually ordered from right to left, as you would write digits in a decimal number. The rightmost bit is called the *least significant bit* (LSB), and the leftmost bit is called the *most significant bit* (MSB).

Byte Ordering

Storing data often requires more than a byte.

Suppose that we want to store these 4-byte data in memory at locations 100 through 103.


How do we store them?

Figure Shows two possibilities: **Least significant byte** or **Most significant byte** is stored at location 100. These two byte ordering schemes are referred to as the little endian and big endian.


Two Important Memory Design Issues



(a) 32-bit data



(b) Little-endian byte ordering



(c) Big endian byte ordering

Two byte ordering schemes commonly used by computer systems.



Expand Opcode Technique

Expand Opcode Technique

Expand opcode length is required in the fixed length instruction supported CPU Design to implement the various instruction with different formats.

Variable Length Instruction Supported CPU Design


OPCODE = 8 bit

Address field = 8 bit

(i) 1 Address Instruction Design:



(ii) 0 Address Instruction Design:




Fixed Length Instruction Supported CPU Design


OPCODE = 8 bit

A.F = 8 bit

(i) 1 Address Instruction Design:



(ii) 0 Address Instruction Design:



Expand Opcode Technique

❑ Primitive instruction means smallest opcode instruction.

Step 1: Identify the primitive instruction in the CPU.

Step 2: Calculate the total number of possible operation.

Step 3: Identify the free opcode after allocating the existed instruction

Step 4: Calculate the number of Derived instruction possible by multiply

$$\text{Free opcode} \times 2^{\text{Increment bit in opcode}}$$



Consider a processor which support 6 bit instruction and 4 bit address field. If there exist 2 one address instruction then how many 0 address instruction can be formulated?





Consider a processor which contain 8 bit word and 256 word memory. It support 3 word instruction. If these exist 254 2-address instruction and 256 1-address instruction then how many 0 address instruction can be formulated?





Consider a processor with 16 bit instruction. Processor has 15 registers and support 2 address instruction and 1 address instruction. If processor support 256 1-address instruction then number of 2-address instruction are



A

128

B

192

C

240

D

248



Solution(c): 240

15 register = $2^4 \Rightarrow$ Register A.F = 4 bit



OPCODE field = $16 - (4 + 4) = 8$ bit

So total number of 2 address instruction = $2^8 = 256$

Let 'x' 2 address instruction used

Number of free opcode = $(2^8 - x)$



1 Address field

OPCODE	A.F
12 bit	4 bit

Total no of 1 address instruction = $(2^8 - x) \times 2^{12-8}$

$$[2^8]256 \Rightarrow (2^8 - x) \times 2^4$$

$$2^4 = 2^8 - x$$

$$x = 2^8 - 2^4 \Rightarrow 256 - 16$$

$$= 240$$



A processor has 16 register (R_0, R_1, \dots, R_{15}) and 64 floating point registers (F_0, F_1, \dots, F_{63}). It uses a 2-byte instruction format. There are four categories of instructions: Type-1 Type-2 Type-3 and Type-4. Type-1 category consists of four instructions, each with 3 integer register operands ($3R_s$) Type-2 category consists of eight instructions, each with 2 floating point register operands ($2f_s$). Type-3 category consist of fourteen instructions, each with one integer register operand and one floating point register operand ($1R + 1F$). Type-4 category consists of N instructions, each with a floating point register operand (FR). The maximum value of N is _____.

[GATE-2018 : 2 Marks]



A processor has 64 registers and uses 16-bit instruction format. It has two types of instructions: I-type and R-type. Each I-type instruction contains an opcode, a register name, and a 4-bit immediate value. Each R-type instruction contains an opcode and two register names. If there are 8 distinct I-type opcodes, then the maximum number of distinct R-type opcodes is ____.



[GATE-2020 : 2 Marks]



**THANK
YOU!**

