
COMPUTER SCIENCE



Instruction Pipelining









Pipelining Concepts

Pipelining Hazards



PIPELINE Concept

Designing of pipeline

Execution Time of Pibeline

Performance Evaluation of Pipeline

Efficiency 2 Throughput

Uniform Deloy & Non Uniform Deloy pipeline.

Practice austion.

GATE - PYQ'S.

Pipelining Strategy

Pw

Similar to the use of An assembly line in a Manufacturing plant To apply this concept To instruction Execution we must Recognize that an Instruction has a Number of stages

New inputs are Accepted at one end Before previously Accepted inputs Appear as output at The other end

PIPELINE



- Pipelining is a mechanism which is used to improve the performance of the system in which task (Instruction) are executed in overlapping manner.
- Pipelining is a decomposition technique that means the problem is divided into sub problem & Assign the sub problem to the pipes then operate the pipe under the same clock.




Cycle

Let us consider 4 segment pipeline used to execute 4 instruction the execution sequence as:

Segment/stages = $[S_1 S_2 S_3 S_4]$

Instruction: [I₁ I₂ I₃ I₄]



I/P end

n = 4, $t_n = 4$, Non pipeline

Non-PIPELINE




			I ₁	I_2	I_3	I_4			
		I ₁	I ₂	I ₃	I_4				
	I_1	I ₂	I_3	I_4					
I_1	I_2	I_3	I_4						
1	2	3	4	5	6	(7)	8	9	10

PIPELINE

$$k = 4$$

$$n = 4$$


PIPELINE





Segment/stages = $[S_1 S_2 S_3 S_4]$

Instruction: [I₁ I₂ I₃ I₄]



$$n = 4$$
, $t_n = 4$, Non pipeline

PIPELINE - CONCEPT

Successful. In the Pipeline

How CPI=L?

For NIngth ETPIPELINE =
$$[k+(n-1)]$$
 Cycle Per = $[k+(n-1)]$ Cycle

[X-1) I

I Instruction = $[k+(n-1)]$ And $[k$

(K-1) Ignored



- (822) What is meaning of (CPI=1) inhibeline?
- (23) How to Set CPI in Uniform Delay Pikeline?
- (D) How to Set this CPI in Non Uniform Delay Pibeline?


(Q.1) How Construct (Design) the Pipeline ?

PIPELINE Design

RISC =) 5 Stage



(SWI) It we want to construct 'N' Stage Pipeline, The entire CPU (Unit) is divided into 'N' functional Unit [Independent functional Unit] which is independent from each other.



Indepent function unit means when one functional unit Performing the One task, At the Same time other functional Unit performing the other task (operation)

At chockcycle NO 2.

At chockcycle NO 2.

This in Decode Stage, IF FLED.

At Iz is in Fetch Stage


At the Same time (chockcycle 2).



Characteristic of Pibeline is, in Every New Cycle
New Input Must be insexted into the Pibeline

CPI=1

Chockeyle les Instruction



(a) How to Set this CPI & Why clock is Requisced?

WHY Glock is Required?

(Sol) Because whenever we Enable the Clock then operations are performed.

4 To Provide the Synchronization between the Stages.

(Q.3) How to Set this CPI in Uniform Delay Pipeline?

Uniform Delay

tp = Stage Delay.

It Bubber Delay is given

tp: Stope Delay + Bulber Delay

PIPELINE Design

Uniform Delay Piteline

tp=20+2=22ngec



Time = 22 ngec

 $F = \frac{1}{22 \text{ Nsec.}}$

CPI=L

Clock Cycle Per Instr=1

Cycletine = 22 usec

CPI New Ilp ingested 22 neecl into Pipeline [22 Mec] Clock Input R R_2 S R. Four-segment pipeline. 24 229-213 20mg 2019

for Uniform Delay

very Girst Ingto take = (xx+p)

n task

Previous eg.

4 Stage


1


(a.4) How to Set this CPI in Non Uniform Delay?

tp = Max (Stage Delay)

If Bulber Delay is Included.

PIPELINE Design






tp= 28+2 It we take Maximum (Synch ramizerion tp=3ongec As he take Maximum zong But Stages Took Binish at 22 ngec. But clock is set to be songec.


Every Phase output will be available After songec > When one Cycle Complete the Data given from Stage 1 to Stage 2.


So Synchronization.

(9) Some time Ruples Delay is also Different?

PIPELINE Design







Additional Stages



- ☐ Fetch Instruction (FI)
- Read the next expected Instruction into a buffer.
- Decode Instruction (DI)
- Determine the opcode and the operand specifiers.
- Calculate operands(CO)
- Calculate the effective address of each source operand.
- This may involve displacement, register indirect or other forms of address calculations.

- □ Fetch Operands(FO)
- Fetch each operand from memory.
- Operands in register need not be fetched.
- Executed Instruction(EI)
- Perform the indicated operation and store the result, if any, in the specified destination operand location
- ☐ Write Operand(WO)
- Store the result in memory





	1	2	3	4	5	6	7	8	9	10	11	12	13	14
Instruction 1	FI	DI	со	FO	EI	wo								
Instruction 2		FI	DI	со	FO	EI	wo							
Instruction 3			FI	DI	со	FO	EI	wo						
Instruction 4				FI	DI	со	FO	EI	wo					
Instruction 5					FI	DI	со	FO	EI	wo				
Instruction 6						FI	DI	со	FO	EI	wo			
Instruction 7							FI	DI	со	FO	EI	wo		
Instruction 8								FI	DI	со	FO	EI	wo	
Instruction 9									FI	DI	со	FO	EI	wo

Timing Diagram for Instruction pipeline operation

NAT Q. 10



Consider a non-pipelined processor with a clock rate of 2.5 gigahertz and average cycles per instruction of four. The same processor is upgraded to a pipelined processor with five stages; but due to the internal pipeline delay, the clock speed is reduced to 2 gigahertz. Assume that there are no stalls in the pipeline. The speed up achieved in this pipelined processor is 3.2.

[GATE-2015(Set-1)-CS: 2M]



Non Pipeline

Each Thety takes = 4 cycle

Cycletine = 1 sec

cydetime = 0.4 mgec

ET in Non pipeline [tn] = 4x0.4ngec

= 1.6 Mgec.

Pipeline Foun Instrutoure = 1 cure 29H2 Frequency CPI = 1 Cycle

Cycle time = 1 = 0.5 mec

tp=0.5 nsec

S=ETNONPIPE = 1.6 = (3.2) Ang
ETPIPE





Consider a 4-stage pipeline processor. We want to execute a loop: For(i=1;i<=1000;i++){ I1, I2, I3, I4} where the time taken (in ns) by instruction I1 to I4 for stages S1, S2, S3, S4 is shown below:

	S1	S2	S3	S4
I1	1	2	1	2
12	2	1	2	1
13	1	1	2	1
14	2	1	2	1

The Output of I1 for i=2 will be available after?

A 11ns

B 12ns


[GATE-2004-CS: 2M]



D 28ns


$$i=1 \quad (I_1I_2I_3I_4)=(II)$$

$$i=2 \Rightarrow (II)$$



(Alternate Method)

	S	Sz	53	Sy
1	1	2	1	2
Te Te	2	1	2	1
13	1	1	2	1
T4	2	1	2	1




.





Consider a 4-stage pipeline processor. The number of cycles needed by the four instructions I1, I2, I3, I4 in stages S1, S2, S3, S4 is shown below:

	S1	S2	S3	S4
I1	2	1	1	1
12	1	3	2	2
13	2	1	1	3
14	1	2	2	2



What is the number of cycles needed to execute the following loop? for (i = 1 to 2) {I1; I2; I3; I4;}





[GATE-2009-CS: 2M]

Si Sz Sz Sy Ti 2 1 1 2 1 Tz 1 2 2 3 1 2 Ty 1 2 2 2

	Si	52	53	Sy
T	2	3	4	5
		6	8	10
T 3		7	9	13
Ty		9	11	15
\mathcal{I}_{1}	*8	10	12	16
\mathcal{I}_2		13	15	18
T3	111	14	16	21
Ty	12	16	18	(23)

1512-30


. . .

NAT Q. 13



Consider a 3 GH_z (gigahertz) processor with a three-stage pipeline and stage latencies τ_1 , τ_2 , and τ_3 such that $\tau_1 = 3\tau_2/4 = 2\tau_3$. If the longest pipeline stage is split into two pipeline stages of equal latency, the new frequency is $\frac{\Gamma_1}{\Gamma_2} = \frac{\Gamma_1}{\Gamma_3} = \frac{\Gamma_1}{\Gamma_4} = \frac{\Gamma_1}{\Gamma_5} = \frac{\Gamma$

[GATE-2016(Set-2)-CS: 2M]



New Design

NAT Q. 14



Consider two processors P₁ and P₂ executing the same instructions set. Assume that under identical conditions, for the same input, a program running on P₂ takes 25% less time but incurs 20% more CPI (clock cycles per instruction) as compared to the program running on P₁. If the clock frequency of P₁ is 1GH_Z, then the clock frequency of P₂ (in GH_Z) is [GATE-2014(Set-1)-CS: 2M]

FT = TCXCPT X cycletime.

ET = # Inst" X # cycle Ing! X Cycletine.

In the Question Same No ob Ireta (#Ireta Not)

ET = Cycle/Inst X Cycle time

ETPL = CPIX Cycletimes

ETB = 0.75* ETB

Chartimber = 1/242

Cycletime =
$$0.75 = (0.625 \text{ nsec})$$

MCQ Q. 15



Consider the following processor design characteristics:

- Register-to-register arithmetic operations only.
- Fixed-length instruction format.
- III. Hardwired control unit.

Which of the characteristics above are used in the design of a RISC processor?

[GATE-2018-CS: 1M]

A I and II only

B II and III only

C I and III only





COA 2022: CS

NIC PYQ SERIES



Consider a machine with 40 MHz processor which has run a benchmark program. The executed program consists of 100,000 instruction executions, with the following instruction mix and clock cycle count. What will be the effective CPI, MIPS rate, and execution time.

Instruction Type	Instruction Count		Cycles/ Instructions	
Integer arithmetic	45000	45%	1	
Data Transfer	32000	32:1.	2	
Floating point	15000	15:1:	2	
Control transfer	8000	8.1.	2	

Ang CPT = .45x1+.32x2+.15x2+.8x2

Avg CPI = 1.55 Cucle

Cycle time = 1 40MH2

Aug Dreft ET = 1.55 x LX10 Sec

AND INSTET = 0.03875 X 10-6

1 I met = 0.3875 x 10 -6 sec

In 1 Sec How Many # Ireta

=) 25.8 MTPS

Total Prog ET = 0.03875 X10-6 X 100000 [105)

=) 0.03875X10-1

=> 3.875×153

= 3.87 ngec.

NIC PYQ SERIES





CPI:3.55; MIPS: 30; Execution time:1.87 ms



CPI:1.55; MIPS: 25.8; Execution time:3.87 ms




CPI:5.60; MIPS: 45.8; Execution time:2.87 ms




CPI:2.55; MIPS: 35.8; Execution time:4.87 ms




Which of the following is not a form of main memory?











In a 10-bit computer instruction format, the size of address field is 3-bits. The computer uses expanding OP code technique and has 4 two-address instructions and 16 one-address instructions. The number of zero address instructions it can support is










COA 2017: CS

NIC PYQ SERIES



A micro programmed control unit



(B) Facilitates easy implementation of a new instruction

is useful when small programs are to be run

All of the above

