

# COMPUTER SCIENCE

## Computer Organization and Architecture

### Machine Instruction and Addressing Modes

Lecture\_08



Vijay Agarwal sir





TOPICS  
TO BE  
COVERED



01

## Addressing Modes

## ADDRESSING MODE :

- ① Immediate AM
- ② Direct | Absolute AM
- ③ Mem. Indirect AM
- ④ Register Direct AM
- ⑤ Register Indirect AM
- ⑥ PC - Relative AM
- ⑦ Base - Register AM
- ⑧ Index Reg AM
- ⑨ Implied | Implicit AM
- ⑩ Auto Decrement AM
- ⑪ Auto Increment AM.

# Addressing Modes

- Immediate
- Direct
- Indirect
- Register
- Register Indirect
- Displacement
- Stack

**Instruction****operand****(a) Immediate****Instruction****A**

'EA'

Memory

operand

**(b) Direct****Instruction****A**Add ~~EA~~

Memory

operand

EA

**(c) Indirect****Instruction****R**

Name

operand

**Registers****Instruction**~~R~~  
Add ~~EA~~

Memory

**Registers****(e) Register Indirect****Instruction****R****A**



Memory

operand

**Registers****(f) Displacement****Instruction**

Implicit


Top of stack  
Register**(g) Stack**



ACK

Q Consider a 16 bit Instruction 'LOAD to AC' with Address field = 500. Starts at Memory location 200 onwards. Opcode is 8 bit & memory Byte Addressable & Following Details given below:

Identify [Calculate] EA & Operand using various fm?  
R1 Register



Operands		
Addressing Mode	Effective Address	Content Of AC
② Direct address	500	800
① Immediate Operand	201	500
③ Indirect Address	800	300
⑥ Relative address	702	325
⑦ Indexed address	600	900
④ Register	R↓	400
⑤ Register Indirect	400	700
⑧ Autoincrement	400	700
⑨ Autodecrement	399	450

Numerical example for addressing modes.

### PC Relative AM :

$$EA = \frac{\text{Current PC Value}}{\text{PC Value}} + AF \text{ [OFFSET].}$$

$$EA = 202 + 500$$

$$EA = 702$$

### Index AM

$$EA = \frac{\text{Index Register (XR) Value}}{\text{Index Register Value}} + AF$$

$$100 + 500$$

$$EA = 600.$$

Auto Decrement & Increment AM: Similar to Register

Indirect AM, in which

Register Content (Data) Decrement @ Increment.

Auto Decrement  $\rightarrow$  Pre decrement

Auto Increment  $\rightarrow$  Post Increment.



Pre decrement  
 $400 \Rightarrow \underline{\underline{399}}$

Increment:  $400 \Rightarrow 400$


Post Next Round  $\downarrow\downarrow$   
 $(401)$

## Direct AM


I<sub>1</sub>:



## Memory Indirect AM



Address of EA



Registers Contain DATA

Register Direct

EA

Reg Name  
(R<sub>1</sub>)

Content / DATA  
(Operand)

400


Register Indirect AM

R<sub>1</sub> Contain  
Effective Address

400

Operand  
700

Addressing Mode	Effective Address	Content Of AC
Direct address	500	800
Immediate Operand	201	500
Indirect Address	800	300
Relative address	702	325
Indexed address	600	900
Register	400	400
Register Indirect	400	700
Autoincrement	400	700
Autodecrement	399	450



Address	Memory
200	Load to AC Mode
201	Address = 500
202	Next instruction
399	450
400	700
500	800
600	900
702	325
800	300

Numerical example for addressing modes.

# Eight addressing modes for the load instruction

Mode	Assembly Convention	Register Transfer
Direct address	<u>LD ADR</u>	$AC \leftarrow M[ADR]$
Indirect address	<u>LD @ADR</u>	$AC \leftarrow M[M[ADR]]$
Relative address	<u>LD \$ADR</u>	$AC \leftarrow M[PC + ADR]$
Immediate operand	LD#NBR	$AC \leftarrow NBR$
Index addressing	LD ADR(X)	$AC \leftarrow M[ADR + XR]$
Register	LD R1	$AC \leftarrow R1$
Register indirect	LD (R1)	$AC \leftarrow M[R1]$
Autoincrement	LD (R1)+	$AC \leftarrow M[R1]$ $R1 \leftarrow R1 + 1$

**Q.** In which of the following addressing modes, operand is NOT A part of instruction? [MSQ]

- A Immediate
- B Direct
- C Indirect
- D Register

Q. Consider a 16 bit hypothetical processor which support 1 Address Instruction Design with various addressing mode. It contain 8 bit OPCODE. It supports 1 word Instruction stored in the Memory with a starting address of  $(745)_{10}$  (Decimal) onwards. Address field value of the instruction is 222. Register  $r_1$  contain 111 memory content of [222] is 155. Which of the following is/are correct about effective address of various Addressing Mode (AM)? (all values are in decimal) [MSQ]

- (I) In the Immediate AM Effective Address is 745.
- (II) In the Immediate AM Effective Address is 746.
- (III) In the Memory Indirect AM Effective Address is 155.
- (IV) In the Index AM effective Address is 333  
 $(r_1$  as index register)

16bit Processor  
Instn Size = 1 word  
= 16bit





Register ( $R_1$ ) = 111

① Immediate AM :  $\frac{EA}{746}$ .

② Memory Indirect



$$EA = 155.$$



222      155.

Memory

$R_1 = 111$

Index AM

$$EA = \frac{\text{Index Reg}}{\text{Value}(R_1)} + AF$$

$$111 + 222$$

$$EA = 333 \cdot \underline{\text{Avg}}$$

**Q.1**

The most appropriate matching for the following pairs

- |                                  |              |
|----------------------------------|--------------|
| X. Indirect addressing - 2       | 1. Loops     |
| Y. Immediate addressing - 3      | 2. Pointers  |
| Z. Auto decrement addressing - 1 | 3. Constants |

[GATE - 2000: 1 Mark]

**A** X - 3 Y - 2 Z - 1**B** X - 1 Y - 3 Z - 2**C** X - 2 Y - 3 Z - 1**D** X - 3 Y - 1 Z - 2

Indirect - Pointer

Immediate - Constant

**Q.3**

If we use internal data forwarding to speed up the performance of a CPU (R1, R2 and R3 are registers and M[100] is a memory reference), then the sequence of operations.

$R1 \rightarrow M[100]$   
 $M[100] \rightarrow R2$   
 $M[100] \rightarrow R3$

can be replaced by

[GATE - 2004: 2 Mark]

~~A~~

$R1 \rightarrow R3$   
 $R2 \rightarrow M[100]$

**C**

$R1 \rightarrow M[100]$   
 $R2 \rightarrow R3$

**B**

$M[100] \rightarrow R2$   
 $R1 \rightarrow R2$   
 $R1 \rightarrow R3$

~~B~~

$R1 \rightarrow R2$   
 $R1 \rightarrow R3$   
 $R1 \rightarrow M[100]$

$R_1 = 10$   
 $R_2 = 20$   
 $R_3 = 30$   
 $M[100] = 40$

$R_1 \rightarrow M[100]$   
 $M[100] \rightarrow R_2$   
 $M[100] \rightarrow R_3$

$\Rightarrow$

$R_1 = 10$   
 $M[100] = 10$   
 $R_2 = 10$   
 $R_3 = 10$

Ans

(a)  $R_1 \rightarrow R_3$

$R_2 \rightarrow M[100]$

Register  $R_2$  Not updated  
&  $M[100]$  Wrong Updation

(b)  $M[100] \rightarrow R_2$   
 $R_1 \rightarrow R_2$   
 $R_1 \rightarrow R_3$   
—————  
 $M[100]$  Not Update.

(c)  $R_1 \rightarrow M[100]$   
 $R_2 \rightarrow R_3$   
—————  
Register  $R_2$  Not update &  
Register  $R_3$  Wrong Updation.

(d)  $R_1 \rightarrow R_2$   
 $R_1 \rightarrow R_3$   
 $R_1 \rightarrow M[100]$

$R_2, R_3$  &  $M[100]$  Correct Updation by  $R_1$   
content

**Q.4**

Match List-I with List-II and select the correct answer using the codes given below the lists:

[GATE - 2005: 2 Mark]

**List-I**

- A. A[I] = B[J]; - 2
- B. while[\*A++]; - 3
- C. int temp = \*X; - 1

**List-II**

- 1. Indirect addressing
- 2. Indexed addressing
- 3. Auto increment

**Codes:**

	A	B	C
A	3	2	1
B	1	3	2
C	2	3	1
D	1	2	3

A - Index

B: Increment

C: Indirect

**Q.5**

The memory locations 1000, 1001 and 1020 have data values 18, 1 and 16 respectively before the following program is executed.

[GATE - 2006: 2 Mark]

$T_1$ : MOVI	Rs, 1	Move immediate
$T_2$ : LOAD	Rd, 1000(Rs)	Load from memory
$T_3$ : ADD I	Rd, 1000	Add immediate
$T_4$ : STOREI	0(Rd), 20	Store immediate

Which of the statements below is TRUE after the program is executed?

- A Memory location 1000 has value 20
- B Memory location 1020 has value 20
- C Memory location 1021 has value 20
- D Memory location 1001 has value 20

$$\begin{aligned}M[1000] &= 18 \\ M[1001] &= \perp \\ M[1020] &= 16\end{aligned}$$

$I_1: \text{MOV} I \quad R_S, L;$

$$R_S = L$$

$I_2: \text{LOAD } R_D, [1000(R_S)]$

$$R_D \leftarrow M[1000 + R_S]$$

$$M[1000 + L]$$

$$R_D \leftarrow M[100L]$$

$$R_D = L$$

$I_3: \text{ADD} I \quad R_D, 1000$

$$R_D \leftarrow R_D + 1000$$

$$\in L + 1000$$

$$R_D = 100L$$

$I_4: \text{STORE} I \quad [0(R_D)], 20$

$$M[0 + R_D] \leftarrow 20$$

$$M[0 + 100L] \leftarrow 20$$

$$M[0001] \leftarrow 20 \quad \underline{\text{Ans}}$$

Q.7

The absolute addressing mode

[GATE - 2002: 1 Mark]



A

The operand is inside the instruction

B

The address of the operand is inside the instruction

C

The register containing the address of the operand is specified  
inside the instruction.

D

The location of the operand is implicit.

Q. 8

A CPU has 24-bit instructions. A program starts at address 300

(in decimal). Which one of the following is a legal program counter  
(all values in decimal)?

[GATE-1 Marks]

- (a) 400      (b) 500

- ~~(c)~~ 600

- (d) 700

$$24 \text{ bit Instn} = 3 \text{ Byte}$$

~~(a)~~  $300 + 3x = 400$

$$3x = 100$$

$$x = \frac{100}{3} = 33.3$$

~~(b)~~  $300 + 3x = 500$

$$3x = 200$$

$$x = \frac{200}{3} = 66.6$$

~~(c)~~  $300 + 3x = 600$

$$3x = 300$$

$$x = \frac{300}{3} = 100 \checkmark$$

~~(d)~~  $300 + 3x = 700$

$$3x = 400$$

$$x = \frac{400}{3} = 133.3$$

300-302  
303-305  
306  
307

390-392  
393  
396  
399 ~~400~~ 401  
402

## COMMON DATA QUESTION (9 -10)

$$M[3000] = 10$$

$$R_3 = 2000$$



Consider the following program segment, Here R1, R2 and R3 are the general purpose register.

Instruction	Operation	Instruction size (no. of words)
MOV R1, (3000)	$R1 \leftarrow M[3000]$	2 $R_1 = 10$
LOOP;		
MOV R2, M[R3]	$R2 \leftarrow M[R3]$	1 $R_2 \in M[R_3]$ : $R_2 \in M[2000]$
ADD R2, R1	$R2 \leftarrow R1 + R2$	1 $R_2 = 100$ 1 $R_2 = 10 + 100 = 110$
MOV (R3), R2	$M[R3] \leftarrow R2$	1 $M(2000) = 110$
INC R3	$R3 \leftarrow R3 + 1$	1 $R_3 = 2000 + 1 = 2001 = R_3$
DEC R1	$R1 \leftarrow R1 - 1$	1 $R_1 = 10 - 1 = R_1 = 9$
BNZ LOOP	Branch on not zero	2
HALT		Stop

Assume that the content of memory location 3000 is 10 and the content of the Register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 1000. All the Numbers are in decimal.

$$R_2 \in M[2001]$$

$$R_2 = 100$$

$$R_2 = 9 + 100 \Rightarrow R_2 = 109$$

$$R_3 = 2001 + 1 \Rightarrow R_3 = 2002$$

$$R_1 = 9 - 1 \Rightarrow R_1 = 8$$

## COMMON DATA QUESTION (9 -10)

Consider the following program segment, Here R1, R2 and R3 are the general purpose register.

Instruction	Operation	Instruction size (no. of words)
MOV R1, (3000)	$R1 \leftarrow M[3000]$	2
LOOP;		
MOV R2, M[R3]	$R2 \leftarrow M[R3]$	1
ADD R2, R1	$R2 \leftarrow R1 + R2$	1
MOV (R3), R2	$M[R3] \leftarrow R2$	1
INC R3	$R3 \leftarrow R3 + 1$ <i>Increment</i>	1
DEC R1	$R1 \leftarrow R1 - 1$ <i>Decrement</i>	1
BNZ LOOP	Branch on not zero	2
HALT		Stop

Assume that the content of memory location 3000 is 10 and the content of the Register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 1000. All the Numbers are in decimal.

$$\begin{aligned}
 & R_2 \leftarrow M[2003] \\
 & R_2 = 100 \\
 & R_2 \leftarrow R_1 + R_2 = 7 + 100 \\
 & R_2 = 107 \\
 & M[2003] = 107 \\
 & R_3 \leftarrow 2003 + 1 \Rightarrow R_3 = 2004 \\
 & R_1 = 7 - 1 \Rightarrow R_1 = 6
 \end{aligned}$$

$$M[3000] = 10$$

$$R_3 = 2000$$

②  $M[2010] = 100 \text{ Avg}$

① Memory Reference

Total 10 Iteration

In Each Iteration: 2 Mem Ref

In the beginning  $\rightarrow ① + 2 * 10$   
 $= 21 \text{ Mem Ref}$

2000	100	110
2001	100	109
2002	100	108
2003	100	107
2004	100	106
2005	100	105
2006	100	104
2007	100	103
2008	100	102
2009	100	101
2010	100	

**Q.9**

Assume that the memory is word addressable. The number of memory references for accessing the data in executing the program completely is

[2 marks]

- (a) 10
- (b) 11
- (c) 20
- (d) 21

**COMMON DATA QUESTION (9 - 10)**

Consider the following program segment, Here R1, R2 and R3 are the general purpose register.

Instruction	Operation	Instruction size (no. of words)
MOV R1, (3000)	$R1 \leftarrow M[3000]$	2
LOOP:		
MOV R2, M[R3]	$R2 \leftarrow M[R3]$	1
ADD R2, R1	$R2 \leftarrow R1 + R2$	1
MOV (R3), R2	$M[R3] \leftarrow R2$	1
INC R3	$R3 \leftarrow R3 + 1$	1
DEC R1	$R1 \leftarrow R1 - 1$	1
BNZ LOOP	Branch on not zero	2
HALT		Stop


Assume that the content of memory location 3000 is 10 and the content of the Register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 1000. All the Numbers are in decimal.

**Q.10**

Assume that the memory is word addressable. After the execution of this program, the content of memory location 2010 is

[2 marks]

- (a) 100      (b) 101      (c) 102      (d) 110



~~①~~ Auto Decrement | Auto Increment AM

~~②~~ Index Reg AM

③ PC -Relative AM

④ Base Register AM

① Auto Decrement & Increment AM: Similar to Register Indirect AM, in which

Register Content (Data) Decrement @ Increment.  
to Access the Data Sequentially.

Auto Decrement → Pre decrement

Auto Increment → Post Increment.


Q) Why Auto Decrement, Auto Increment AM Used : ?

**Soln** When we want to Access / Perform Some operation in Multiple Location (Assume 100 location) this Different -Different Instruction are Required.

- But with the Help of Auto Decrement OR Auto Increment AM it is possible with Only One Instruction we can Perform Same Operation @ Mutiple Locations.

How ?

for (i=1 ; i<=100 ; i++)



## OPCODE | Address

Auto Increment

Last 9s

R3 = 2000

(+1)	→ 2000	
(2)	→ 2001	
(3)	→ 2002	
(4)	→ 2003	
(5)	→ 2004	
(6)	→ 2005	
(7)	→ 2006	
	→ 2007	
	→ 2008	
	→ 2009	
	→ 2010	

## OPCODE | Address

Auto Decrement

R3 = 2010



## ② Index Addressing Mode:

This AM is used to Implement the Array.

This AM is used to Access

of the Array.

specific

(Random)

element

~~Char = 1 Byte~~

char a[10].


100	a[0]
101	a[1]
102	a[2]
103	a[3]
104	a[4]
105	a[5]
106	a[6]
107	<del>a[7]</del>
108	<del>a[8]</del>
109	a[9]
110	a[10]

int a[10].

~~int = 2 Byte~~

Assume Starts from 100.

100	a[0]
102	a[1]
104	a[2]
106	a[3]
108	a[4]
110	a[5]
112	a[6]
114	<del>a[7]</del>
116	<del>a[8]</del>
118	a[9]
120	a[10]



~~char~~  $a[7] = \text{Starting address} + 7 * 1$   $\rightarrow \text{Index Value}$

$$a[7] = 100 + 7 * 1$$

$$a[7] = 107$$

Integer  $a[7] = \frac{100}{100} + 7 * 2$   $\rightarrow \text{Index Value}$

$$= 100 + 14$$

$$\boxed{a[7] = 114}$$

Stored in Index Register.


Note

- ① Index Value stored in Index Register.
- ② Starting address present in the Address field of the Instruction.



$$EA = \frac{\text{Index Reg}}{\text{Value}} + AF$$

(e)  AF  
XR : 100.

$$EA = 100 + 500$$

  
Content = 900

500  
Content = 900



### Index AM

- ↳ Register Ref for Index Value
- ↳ Arithmetic Ref for EA
- ↳ Mem Ref for Read/Work DATA.

## Index Register

① At the CPU Design time One Special Register Made as Index Register then in this they implicit Access the Index Value from the Index Register. (Wastage of One Register Bcz Index Registers use very less)

② In Most of the Case One General Purpose Register Made [Designated] as Index Register. & mentioned that Reg Name of Index Register.  
[eg R0 as a Index Register]

Advantage: we can use that Register as General Purpose Register also.

## PC Relative AM

**EA = Current PC Value + Address field value( Relative Value)**

In this Mode Effective Address(EA) is obtained by adding the Relative Value to Program Counter(PC)

Relative Value means distance between current location to target location . It is a Constant(Signed Constant), present in the address field of the instruction.

PC Relative AM is used intra segment transfer of control(branching), when target address is present in same segment then during program execution control will be transferred with in the segment called intra segment branching.

# Base Register AM

**EA = Base register Value + Address field value**

Base Register AM is used inter segment transfer of control(branching), when target address is present in different segment then during program execution control will be transferred between the segment called inter segment branching.

Note: Both PC relative AM & Base Register AM are suitable for program reallocation at run time.

**Q.**

Consider a 4 Byte long pc relative instruction is located in the memory with the starting address of 243048(Decimal). A -8 sign Displacement is present in the address field of the instruction . What is the branch address(Target address)?

P  
W

Q.

Consider a 4 Byte long Jump instruction stored in the word addressable memory with a word size of 16bits. The starting address of instruction is 900(Decimal). A address field contain --32. content of base register is 500. What is the branch address(Target address) when the instruction is designed with

- (i) PC Relative Addressing Modes
- (ii) Base Register Addressing Modes

**Q.**

Consider a 16bits which support 1 word long instruction, stored in the memory with a starting address of 900(Decimal). Instruction format contain 8bit Opcode & Address field. Instruction is designed with PC Relative JMP Operation.

During its execution control(Branch) will be transferred to an address 614(Decimal) then What is

- (i) What is the Relative Value in Address field of the instruction?
- (ii) What is the PC Value before instruction fetch, after instruction fetch and after Execution phase?

P  
W

Consider the following instruction sequence where registers R1, R2 and R3 are general purpose and MEMORY [X] denotes the content at the memory location X.

Instruction	Semantics	Instruction Size (bytes)
1000 1001 MOV R1, (5000)	$R1 \leftarrow \text{MEMORY}[5000]$ $R_1 = 10$	4
1001 1001 MOV R2, (R3)	$R2 \leftarrow \text{MEMORY}[R3]$ $R_2 \leftarrow M[3000] \Rightarrow R_2 = 50$	4 $R_2 \in M[3000] = 50$
ADD R2, R1	$R2 \leftarrow R1 + R2$ $R_2 = 10 + 50 = 60$	2 $R_2 = 9 + 50 = 59$
MOV (R3), R2	$\text{MEMORY}[R3] \leftarrow R2$ $M[2000] = 60$	4 $M[3000] = 59$
INC R3	$R3 \leftarrow R3 + 1$ $R_3 = 3000 + 1 \Rightarrow R_3 = 3001$	2 $R_3 = 3001 + 1 \Rightarrow R_3 = 3002$
DEC R1	$R1 \leftarrow R1 - 1$ $R_1 = 10 - 1 = 9$	2 $R_1 = 9 - 1 \Rightarrow R_1 = 8$
BNZ 1004	Branch if not zero to the given absolute address	2
HALT	Stop	1

Assume that the content of the memory location 5000 is 10, and the content of the register R3 is 3000. The content of each of the memory locations from 3000 to 3010 is 50. The instruction sequence starts from the memory location 1000. All the numbers are in decimal format. Assume that the memory is byte addressable.

After the execution of the program, the content of memory location 3010 is 50 Avg

$$m[5000] = 10$$

$$R_3 = 3000$$

3000	60
3001	59
3002	58
3003	57
3004	56
3005	55
3006	54
3007	53
3008	52
3009	51
3010	50

[GATE-2021(Set-1)-CS: 2M]

Consider a RISC machine where each instruction is exactly 4 bytes long. Conditional and unconditional branch instructions use PC-relative addressing mode with Offset specified in bytes to the target location of the branch instruction. Further the Offset is always with respect to the address of the next instruction in the program sequence. Consider the following instruction sequence

Instr. No	Instruction
i	add R2, R3, R4
i + 1	sub R5, R6, R7
i + 2	cmp R1, R9, R10
i + 3	beq R1, Offset

If the target of the branch instruction is i, then the decimal value of the Offset is \_\_\_\_.

[GATE-2017(Set-1)-CS: 2M]

For computers based on three-address instruction formats, each address field can be used to specify which of the following:

- S1: A memory operand
- S2: A processor register
- S3: An implied accumulator register


[GATE-2015(Set-1)-CS: 1M]

- A Either S1 or S2
- B Either S2 or S3
- C Only S2 and S3
- D All of S1, S2 and S3

Consider evaluating the following expression tree on a machine with load-store architecture in which memory can be accessed only through load and store instructions. The variables a, b, c, d and e are initially stored in memory. The binary operators used in this expression tree can be evaluated by the machine only when the operands are in registers. The instructions produce result only in a register. If no intermediate results can be stored in memory, what is the minimum number of registers needed to evaluate this expression?

[GATE-2011-CS: 2M]

- A 2
- B 9
- C 5
- D 3



The program below uses six temporary variables a, b, c, d, e, f.

```
a = 1
b = 10
c = 20
d = a + b
e = c + d
f = c + e
b = c + e
e = b + f
d = 5 + e
return d + f
```

| Assuming that all operations take their operands from registers, what is the minimum number of registers needed to execute this program without spilling?

[GATE-2010-CS: 2M]

- A 2
- B 3
- C 4
- D 6

Assume that  $EA = (X) +$  is the effective address equal to the contents of location  $X$ , with  $X$  Incremented by one word length after the effective address is calculated;  $EA = -(X)$  is the effective address equal to the contents of location  $X$ , with  $X$  decremented by one word length before the effective address is calculated;  $EA = (X) -$  is the effective address equal to the contents of location  $X$ , with  $X$  decremented by one word length after the effective address is calculated. The format of the instruction is (opcode, source, destination), which means ( $\text{destination} \leftarrow \text{source op destination}$ ). Using  $X$  as a stack pointer, which of the following instructions can pop the top two elements from the stack, perform the addition operation and push the result back to the stack.

[GATE-2008-CS: 1M]

- A ADD  $(X) -, (X)$
- C ADD  $-(X), (X) +$

- B ADD  $(X), (X) -$
- D ADD  $-(X), (X)$

**THANK  
YOU!**

