## COMPUTER SCIENCE



Computer Organization and Architecture

Introduction of COA

Lecture\_03

Vijay Agarwal sir





Memory Concept

System Bus



Introduction.

Geombrie Generation

CO & CA

Component of the Compute

1 CPU

2) memory

3 Pb

KARR TACRESPEN



Fetch cycle (Mem to CPU(IR))

Recute Cycle

Execute Cycle

Intersuff cycle



### Intercupt

Abtor completion of Cuerent Instr Execution Interret will be serived.

Return STACK

.



Word Addressable Mamory (eg 8MWords) Byte Addossable Memory (38 8MByte.)



Consider the following program segment execute on Hypothetical processor. [4 Marks]

Assume that program is stored in the memory address 1000(Decimal) onwards. During the execution of I<sub>6</sub> what could be value present in the Program counter. Assume that word size is 32 bit & memory is Byte Addressable?

Instruction	Size (in words)
$I_1$	2
I <sub>2</sub>	1
$I_3$	1
$I_4$	3
$I_5$	1
I <sub>6</sub>	2
I <sub>7</sub>	1



Consider the following program segment execute on Hypothetical processor. [4 Marks]



Assume that word size is 32 bit & memory is word addressable. The program is stored in the memory at address 100(Decimal) onwards. During the execution of I<sub>5</sub>. What could be value present in the program counter?

Instruction	Size (in words)
$I_1$	2
$I_2$	1
$I_3$	1
$I_4$	3
I <sub>5</sub>	1
I <sub>6</sub>	2
$I_7$	1

Q.

#### Consider the following Program Segment for a hypothetical CN.



Instruction	Meaning	Instruction size (in words	P2D
I <sub>1</sub> MOV r <sub>0</sub> , 2000	$r_0 \leftarrow M[2000]$	3w 3x	3+4=13
I <sub>2</sub> MOV r <sub>1</sub> , 3000	$r_1 \leftarrow M[3000]$	360 3 X	3 +4 = 13
I <sub>3</sub> MUL r <sub>0</sub> , r <sub>1</sub>	$(r_0 \leftarrow r_0 * r_1)$	160 X	3 +6 = 9
I <sub>4</sub> MOV 6000, r <sub>0</sub>	$M[6000] \leftarrow r_0$	3W 3*	3+4=13
I <sub>6</sub> HALT	Machine Halt	16 14	3 = 3

Let the Clock Cycle required for various operation be as follows:

Instruction Fetch & Decode: 3 clock cycle per word

MUL with both operand & stored in register: 6 Clock Cycle.

Register to/from memory transfer: 4 clock cycle

The total number of clock cycle required to execute the program

Q.

Consider the following program segment for a hypothetical CPU Having three users registers R1, R2 and R3.

[GATE-2 Marks]

Instruction Operation		Instruction size (in words)	
MOV R1, 5000	R1 ← Memory[5000]	2 1000-1001	
MOVR2, (R1)	R2 ← Memory[(R1)]	1 1002	
ADD R2, R3	R2 ← R2 + R3	1 1003	
MOV 6000, R2	Memory [6000] ← R2	2 (1004)- 1005	
HALT	Machine Halts	1 1006.	

Consider that the memory is word addressable with size 32 bits and the program has been loaded starting from memory location 1000 (decimal). If an interrupt occurs during the ADD instruction, what will be the return address pushed on to the stack

(a) 1007

(b) 1004

(c) 1005

(d) 1016

| Word Size = 32 bit = 4 Ryte



Consider the following program segment for a hypothetical CPU

Having three users registers R1, R2 and R3.

[GATE-2 Marks]

Instruction	Operation	Instruction size (in words)	
MOV R1, 5000	R1 ← Memory[5000]	2 1000 - 1007	
MOVR2, (R1)	$R2 \leftarrow Memory[(R1)]$	1 1008 - 1011	
ADD R2, R3	R2 ← R2 + R3	1 1012 - 1015	
MOV 6000, R2	Memory [6000] ← R2	2 1016 - 1023	
HALT	Machine Halts	1 (1024) - 1027	

Consider that the memory is Byc addressable with size 32 bits and the program has been loaded starting from memory location 1000 (decimal). If an interrupt occurs while the CPU has been halted after executing the how finstruction, the return address (in decimal) saved in the stack will be

(a) 1007 (b) 1020 (c) 1024 (d) 1028

Byte Addressable.

1Word = 325it

2 Word: 2x4 = 8 Ryte

Q.

J. T. T. T. T.

Consider the following program segment for a hypothetical CPU Having three users registers R1, R2 and R3.

GATE-

2 Marks

Instruction	Operation	Instruction size (in words)		in Instruction size (in words)   Exercise	) + Execute
MOV R1, 5000	R1 — Memory[5000]	2ω	2x2+	3 = 7	
MOVR2, (R1)	R2 ←Memory [(R1)]	1 W	1x2 +	3 = 5	
ADD R2, R3	R2 ← R2 + R3	1 W	142+	1 = 3	
MOV 6000, R2	Memory [6000] ← R2	2 W	2+2+	3 - 7	
HALT	Machine Halts	1 W	(1×2)+0	= 2	

Let the clock cycles required for various operations be as follows:

Register to/from memory transfer:

Clock cycles.

ADD with both operand in register

Clock cycle

Instruction fetch and decode:

Clock cycles per word.

The total number of clock cycle required to execute the program is

(a) 29

(b) 24

(c) 23

(d) 20


#### COMMON DATA QUESTION (5 - 7)



Consider the following program segment, Here R1, R2 and R3 are the general purpose register.

Instruction	Operation		Instruction Operation		Instruction Operation Instruction		Instruction size (no. of words)
MOV R1, (3000)	R1←M[3000]	)	2				
LOOP;							
MOV R2, M[R3] ADD R2, R1	R2←M[R3] R2←R1 + R2		1 1				
MOV (R3), R2	M[R3] ←R2	O	1				
INC R3	R3←R3+1	<u> </u>	1				
DEC R1	R1←R1-1		1				
BNZ LOOP	Branch on not z	e o	2				
HALT		J	Stop				

Assume that the content of memory location 3000 is 10 and the content of the Register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 1000. All the Numbers are in decimal.



Assume that the memory is word addressable. The number of memory references for accessing the data in executing the program completely is

[2 marks]



(a) 10 (b) 11 (c) 20 (d) 21

#### COMMON DATA QUESTION (5 - 7)



Consider the following program segment, Here R1, R2 and R3 are the general purpose register.

Instruction	Operation	Instruction size (no. of words)
MOV R1, (3000)	R1←M[3000]	2
LOOP:		
MOV R2, M[R3] ADD R2, R1	R2←M[R3] R2←R1 + R2	1
MOV (R3), R2	M[R3] ←R2	1
INC R3	R3←R3 + 1	1
DEC R1	R1←R1 - 1	1
BNZ LOOP	Branch on not zero	2
HALT		Stop

Assume that the content of memory location 3000 is 10 and the content of the Register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 1000. All the Numbers are in decimal.

Assume that the memory is word addressable. After the execution of this program, the content of memory location 2010



[2 marks]

is

(a) 100 (b) 101 (c) 102

(d) 110

#### COMMON DATA QUESTION (5 - 7)



Consider the following program segment, Here R1, R2 and R3 are the general purpose register.

Instruction	Operation	Instruction size (no. of words)	Mess
MOV R1, (3000)	R1←M[3000]	2 1000 - 1007	1000 -100L
LOOP:			
MOV R2, M[R3] ADD R2, R1	R2←M[R3] R2←R1 + R2	1 1008 - 1011	1003
MOV (R3), R2	M[R3] ←R2	1 1016-1019	1004
INC R3	R3←R3+1	1 1020-1023	1002
DEC R1	R1←R1-1	1 (1024)-1027	(1006)
BNZ LOOP	Branch on not zero	2 1028 - 1035	1007-1008
HALT		Stop	

Assume that the content of memory location 3000 is 10 and the content of the Register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 1000. All the Numbers are in decimal.

#### Assume that the memory is byte addressable and the word size is



32 bits. If an interrupt occurs during the execution of the instruction "INC R3", what return address will be pushed on to

the stack?

[2 marks]

(a) 1005

(b) 1020

(d) 1040

I wood = 32 bit I Wood & 4 Byte.




# Component of Computer.

- (1) CPU
  - 2 Memory
  - 3 T/O.

### SYSTEM BUS

System bus is a Callections of Lines which are Used to Provide the Communication between Major Component of the Computer (Memory, Ilo, CPU)





# System Bus Contain 3 type of lines/Rus

- 1) Address Line Address Bus.
- 2) Data Line | Data Bus.
- 3 Control line Control Bus.

1 Address Line [AL] Address Rus: Address line are Used to Carry the

Address towards memory 2 I/o.


Note Address line are Unidirectional

CPU >>> Memory & I/O

1



(Note) Data line one Bidirectional.



(3) Control Line (C.L.): Control Line are Used to Carry the Control Signal.

Control Lines individually Unidirection of Collectivelry Ridirectional.

Write signal



#### Momon

memory Read: Memory to CPU.


memory write: CPU to Memory

(LD) LOAD: Memory Read

STORE: Manning work.
(ST)




## SYSTEM BUS:





## Read openation ( Memory Read)






## Write obseration (Mennoy Write).

Help at address Bus 1) CPU send the Address with the 2) send the DATA Content) with the Memory
Help ab DATA BUS. 3 work Control, Signal Send With the Help up Control Bus then woite openation is benjomed.

ASSUME 8,251 Memory Write Memory Read STORE [7000], JL [6000] LOAD 80 M[7000] (- 8] €0000] M(7000) (-51 80€11 Assume Memmy 1) Address By Address 1) Address with Help @ DATA TADDOK BUS, 7000 @ Worke Conford Signal? CPU Signal >(6000) then write operation Performed







# Momen

- · Memory is organized into equal Paets, each Paets is Called Cells.
- · Each Cell is Identified by a unique Number Called
  Os address.

Memory is Represented as 21 xm.



n: Number at Address line (A.L)
m: Number at Data line (D.L)


AL => Specify the Capacity of the Memory DL = Specify the Capacity of the Data [ Cell Size]

n bit Address line Can Represent 2<sup>th</sup> Menning Cells.
(Range 0 to 2<sup>th</sup>-1) Menning Starts Grom 'o.

$$2^{1} = 2$$
 $2^{2} = 4$ 
 $2^{3} = 8$ 
 $2^{1} = 16$ 
 $2^{5} = 32$ 
 $2^{6} = 64$ 
 $2^{7} = 128$ 
 $2^{8} = 256$ 
 $2^{10} = 1024 (1k)$ 

$$\frac{3bit}{6000}$$
 $\frac{3}{11197}$ 
 $\frac{3}{11197}$ 








M: Number of Address line (A.L)
M: Number of Data line (D.L)


AL => Specify the Capacity of the Memory. DL => Specify the Capacity of the Data [ Cell Size]


n bit Address line Can Represent 2<sup>th</sup> Menning Cells.
(Range 0 to 2<sup>th</sup> -1) Menning Starts Grom 'o.


(1) 8 Byte 23 x 8 bit 3 bit Address Line [AL] 8 bit Data Line (D. U)

3 bit Address line Can
Represent 2 cells (0 to 2-1)











## (4) 64 KByte





32bit Mexiclecimal 4 G Byte e-8bit Q000000D 2.20 × 8617 2 X 8 bit 32 bit Address line (A.L) 3261 8 bit Dorta line (D.U) 2 Memory Cells.

Q.

## The Capacity of a memory unit is defined by the Number of word



Multiplied by the number of bits/word. How many separate address and data lines are needed for a memory of 64K×16?

(a) 8 address, 8 data line


(b) 16 address, 8 Data line

(c) 15 address, 16 Data line

(d) 16 address, 16 Data line

54KXL6 510 X16 26 X16 16 bit, Address 16 bit, Address 16 bit Data [GATE: 2 Marky]







1 Word = 32 bit 3 4 Byte 1024 K Words 1024 K X 4 Byte. 10 10 2 2.2 X2 Byte 22 Byte => 2. 2. Byte

