

# CS & IT ENGINEERING

## Computer Organization and Architecture

Secondary Memory & IO Interface

Lecture No. - 06

By- Vijay Agarwal Sir



# Recap of Previous Lecture



IO Organization

# Topics to be Covered



Flag



Shift & Rotate Operation



Interrupt Cycle



Amdhal's Law & Flynn Classification




System Bus



IO Interface & DMA

Flag:





## Flags

- **PSW (Program Status Word) :** PSW contain the accumulator content along with Flag Register to hold the status of a instruction during the execution.

[PSW = Accumulator & Flag Register pair]

1. Flag is a flip-flop, it is a bi-state component, used to store one-bit information.
2. Flag's are categorized into two groups:
  - (1) Conditional Flag
  - (2) Control Flag



# Flags

## Conditional Flag:

These flags are set and reset based on the result nature of ALU, with reference to a 8086 flag register, 6 conditional flag's are present.

Flag's are present namely as:

1. Carry flag
2. Parity Flag
3. Auxiliary carry flag
4. Zero flag
5. Sign Flag
6. Overflow Flag

# 1. Carry Flags

①

**Carry:** Condition is "Is there an extra bit out" of MSB

~~True~~  $T = \text{Set} = 1 = C$  (Carry)

~~false~~  $F = \text{reset} = 0 = \underline{\text{NC}}$  (Not Carry)



## 1. Carry Flags

**Carry Flag:** Carry Flag is used in the unsigned arithmetic to indicate the range exceeding condition.

n bit unsigned Range is :  $0 \text{ to } 2^n - 1$

4 bit unsigned Range is :  $0 \text{ to } 2^4 - 1 \Rightarrow (0 \text{ to } 15)$



# 1. Carry Flags

P  
W

Eg.

$$\begin{array}{r} 6 \\ + 7 \\ \hline 13 \end{array}$$


(in the Range)

Carry = 0 = Reset

Cy = 0

$$\begin{array}{r} 0110 \\ + 0111 \\ \hline 1101 \end{array}$$

(13).





# 1. Carry Flags



Eg.

$$\begin{array}{r} 8 \\ + 9 \\ \hline \end{array}$$

17 But Range is (0 to 15)


'1'  $\curvearrowleft$

$$\begin{array}{r} 1000 \\ 1001 \\ \hline 0001 \end{array}$$

$CY=1$

Carry Flag Set


$CY=1$






# UNSIGNED DATA

"Is there an extra bit out of MSB"

- T = Set = 1 = carry 
- F = Reset = 0 = No carry 


Ex-    
$$\begin{array}{r} 6 - 0110 \\ +7 - 0111 \\ \hline 13 \quad 1001 \end{array}$$

Cy = 0   Carry = 0  
 Justify:      PSW



EX-    
$$\begin{array}{r} 8 - 1000 \\ +9 - 1001 \\ \hline 17 \quad 0001 \end{array}$$

cy = 1   cy = 1  
 Justify:      PSW



## 2. Parity Flags

② **Parity:** Condition is "The ALU O/P (ACC) contain even number of 1's"-

→ T = Set = 1 = PE [Parity Even]  
→ F = result = 0 = PO [Parity Odd]

This flag is used in the serial data communication to prepare the error correction and error detection codes.


### 3. Auxiliary Carry Flags

③

Auxiliary Carry Flag:

Condition is “Is there an extra bit from the lower nibble to higher nibble”.

$$\begin{cases} T = \text{Set} = 1 = C \\ F = \text{reset} = 0 = NC \end{cases}$$



Nibble = 4 bit



### 3. Auxiliary Carry Flags

- This flag is used in the **BCD Arithmetic** to indicate the range exceeding condition of the lower nibble.  
It is set when the lower nibble is greater than “F”.  
Carry flag is also used in the BCD arithmetic to indicate the range exceeding condition of the higher nibble. It is set when the higher nibble is greater than ‘F’.]
- 2. BCD format is used to represent the decimal data. It is two kinds:
  1. Unpacked BCD
  2. Packed BCD



### 3. Auxiliary Carry Flags

3. In an unpacked BCD format, each digit represented with 8-bit.

Eg. 23: 00000010 00000011

2                   3

4. In a packed BCD format each digit represented with 4-bit.

Eg.

23: 0010 0011

0000 → 0  
1001 → 9

10 to 15 '6' Pattern are Unused.

In this format 6 codes [A to F] (1010[A] to 1111[F]) are unused. Therefore adjustment is required to correct the data i.e. Add constant '6' to nibble when the nibble is greater than '9' [nibble > 9].



## Auxiliary Carry Flags

PW

Eg1-    
$$\begin{array}{r}
 27 \\
 + 26 \\
 \hline
 \textcircled{53}
 \end{array} - \begin{array}{r}
 0010\ 0111 \\
 0010\ 0110 \\
 \hline
 0100\ 1101
 \end{array} \quad [4DH]$$

27  
2 G B  
53

LN(13) < F, AC=0;  
HN(5) < F, CY=0;

(D>9 & AC=0 So, Actual LN is D only : ADD '6' to LN.) (5 3) Avg  $4D + 6 = 53$   
(4<9 & CY=0 So, Actual HN is 4 only : No Need to Adjust.)

$$\begin{array}{r}
 \boxed{Q=0} \xrightarrow{\text{2}} \quad \overset{\circlearrowleft}{\text{D}} \quad \boxed{AC=0} \\
 0010 \quad 0111 \\
 0010 \quad 0110 \\
 \hline
 \underbrace{0100}_4 \quad \underbrace{1101}_{D(13)}
 \end{array}$$

$$\begin{array}{r}
 0100 \quad 1101 \\
 \underline{-} \quad \quad \quad 0110 \\
 0101 \quad 0011
 \end{array}$$



# Auxiliary Carry Flags

P  
W

Eg2- 
$$\begin{array}{r} 28 \\ + 29 \\ \hline 57 \end{array}$$
 - 
$$\begin{array}{r} 0010\ 1000 \\ 0010\ 1001 \\ \hline 0101\ 0001 \end{array}$$
 (51H)

$\text{AC} = 1$     $\text{Carry} = 0$

28  
29  
 $\frac{+}{57}$

$\text{CY} = 0$     $\text{AC} = 1$

$$\begin{array}{r} 0010\ 1000 \\ 0010\ 1001 \\ \hline 0101\ 0001 \end{array}$$
 (51)

$\text{AC} = 1$     $\text{CY} = 0$

$\underline{\text{LN}(17) > F}$ ,  $\underline{\text{AC}=1}$ ;  
 $\underline{\text{HN}(5) < F}$ ,  $\underline{\text{CY}=0}$ :

$$\begin{array}{r} 5 \\ + 6 \\ \hline 57 \end{array}$$

$$10001 = '12'$$

(1 < 9 & AC=1 So, Actual LN is >F : ADD '6' to LN.)       $51 + 6 = 57$   
 (5 < 9 & CY=0 So, Actual HN is 5 only : No Need to Adjust.)



# Auxiliary Carry Flags

Eg3-

$$\begin{array}{r}
 89 - 1000 \quad 1001 \\
 + 98 - 1001 \quad 1000 \\
 \hline
 187 \quad 0010 \quad 0001
 \end{array}$$

(21H)

AC = 1 Carry = 1

LN(17) > F, AC=1;  
 HN(18) > F, CY=1:

CY=1

$$\begin{array}{r}
 21 \\
 66 \\
 \hline
 187
 \end{array}$$

(1 < 9 & AC=1 So, Actual LN is > F : ADD '6' to LN.)(2 < 9 & CY=1 So, Actual HN is > F : ADD '6' to HN.)

21 + 66 = 187

$$\begin{array}{r}
 \text{CY=1} \quad 1 \\
 1000 \quad 1001 \\
 + 1001 \quad 1000 \\
 \hline
 0010 \quad 0001
 \end{array}$$

AC = 1  
CY = 1

(21)H



## Auxiliary Carry Flags

Eg4- 
$$\begin{array}{r} 89 \\ + 89 \\ \hline 178 \end{array}$$
      
$$\begin{array}{r} 1000 & 1001 \\ 1000 & 1001 \\ \hline 0001 & 0010 \end{array}$$
 (12H)

AC = 1   Carry = 1

LN(18) > F, AC=1;  
HN(17) > F, CY=1:

(2 < 9 & AC=1 So, Actual LN is > F : ADD '6' to LN.)  
(1 < 9 & CY=1 So, Actual HN is > F : ADD '6' to HN.)

AC = 1   Carry = 1

$$\begin{array}{r} 1000 & 1001 \\ 1000 & 1001 \\ \hline 0001 & 0010 \\ \hline 1 & 2 \\ 0001 & 0010 \\ \hline 2 \end{array}$$

CY = 1 + 
$$\begin{array}{r} 12 \\ 66 \\ \hline 178 \end{array}$$

$12 + 66 = 178$

$$\begin{array}{r}
 \text{45 :} \\
 \frac{56}{101} \\
 \text{56 :} \\
 \frac{101}{101} \\
 \end{array}
 \quad
 \begin{array}{c}
 \text{cy=0} \\
 \text{y} \\
 \text{0100 0101} \\
 \text{0101 0110} \\
 \hline
 \text{1001 1011} \\
 \text{9} \quad \text{B}
 \end{array}
 \quad
 \begin{array}{l}
 \text{AC=0} \\
 \hline
 \text{cy=0}
 \end{array}$$



## 4. Zero Flags

**Zero Flag: Condition is as follows:**

"Is the ALU output (ACC.) value zero".

→  $T = \text{Set} = \underline{\underline{1}} = Z$

Acc. Value	Flag status
=0	1
$\neq 0$	0

This flag is used to implement the control structure in a base hardware  
{if, else, while, ...} for checking the loop condition.



## 5. Sign Flags

**Sign Flag: Condition is as follows :**

"Is the MSB bit of ALU output (ACC.) contain "1".

→ T = set = 1 = NG (- ve logic)

→ F = set = 0 = PL (+ve logic)

$\rightarrow \begin{cases} 1 [-ve] \\ 0 [+ve] \end{cases}$



'1'  $\Rightarrow$  sign = 1 [-ve]

'0' = sign = 0 [+ve].


- ① Carry Flag [unsigned]
- ② Parity
- ③ Auxiliary Carry (BCD arithmetic)
- ④ Zero Flag
- ⑤ Sign Flag
- ⑥ Overflow Flag.



## 6. Overflow Flags

Overflow Flag: Condition: is There is a carry into the MSB & No Carry Out of MSB or Vice-Versa.

- T = set = 1 = OV
- F = set = 0 = NOV



This flag is used in the signed arithmetic to indicate the range exceeding condition.


n bit 2's Complement Range is:  $-2^{n-1} \leq 0 + (2^{n-1} - 1)$

4 bit Complement Range is:  $-2^{4-1} \leq 0 + (2^{4-1} - 1) \Rightarrow -8 \leq 0 + 7.$



## Singed DATA

- Signed data:



✓ {4-bit : {- 8 to +7}}  
✓ {5-bit : {- 16 to +15}}



## 6. Overflow Flags


1. Note:- Overflow flag is used in the CPU design to indicate the range exceeding condition of a signed

• Condition: “There is a carry into the MSB & No carry out of MSB or Vice versa”

$$\left\{ \begin{array}{l} T = \text{set} = 1 \text{ } \underline{\text{OV}} \\ F = \text{reset} = 0 \text{ } \underline{\text{NOV}} \end{array} \right.$$

## 6. Overflow Flags


- Operation:- **XOR between the in-carry & out carry w.r.t. to MSB**





## SIGNED DATA

- Signed data:



{4-bit : {-8 to +7}}

{5-bit : {-16 to +15}}




## 6.OVERFLOW FLAG

**Condition :**

$$OV(x, y, z) = \begin{matrix} xyz \\ \downarrow \end{matrix} + \begin{matrix} xyz \\ \downarrow \end{matrix}$$

(+)positive  
overflow

(-)Negative  
overflow

Signed   
+ve  
overflow  
  
-ve  
overflow.

$$OV(x, y, z) = \begin{matrix} \bar{x} \bar{y} z \\ +ve \\ overflow \end{matrix} + \begin{matrix} xy \bar{z} \\ -ve \\ overflow \end{matrix} = ① \Rightarrow \text{Overflow Flag is Set.}$$

X: MSB of operand 1

Y: MSB of operand 2

Z: MSB of Result

## 6. Overflow Flags

**Overflow: Condition is as follows :**

$$OV(x, y, z) = \overline{x}\overline{y}z + \overline{x}yz$$


(+)positive  
overflow

$$\overline{x}\overline{y}z$$

(+)positive  
overflow

$$\overline{x}yz$$

(-)negative  
overflow



Range = -8 to +7

$$\begin{array}{r}
 +7 \\
 +7 \\
 \hline
 +14
 \end{array}$$

+ve overflow

$\text{OV} = 1$

$$\begin{array}{r}
 0+1 \\
 01111 \\
 01111 \\
 \hline
 1110
 \end{array}$$

$(14)$

$x=0$   
 $y=0$   
 $z=1$

$$\begin{array}{r}
 \bar{x}\bar{y}z + xy\bar{z} \\
 1.1.1 + 0.0.0 = 1
 \end{array}$$

$\text{OV} = \text{Set}$

+ve overflow

$$\begin{array}{l}
 x: 1 \\
 y: 1 \\
 z: 0
 \end{array}$$

$$\begin{array}{r}
 -8 \\
 -8 \\
 \hline
 -16
 \end{array}$$

-ve overflow

$1+0 \Rightarrow \text{OV} = \text{Set}$

$$\begin{array}{r}
 .1000 \\
 1000 \\
 \hline
 0000
 \end{array}$$

$$\begin{array}{r}
 \bar{x}\bar{y}z + xy\bar{z} \\
 0.0.0 + 1.1.1 = 1
 \end{array}$$

-ve overflow

P W

$$\begin{array}{c}
 \overbrace{\quad}^{\text{L}} \overbrace{\quad}^{\text{L}} \left| \begin{array}{l} \text{set} \\ \text{OV} = 1 \end{array} \right. \\
 \overbrace{\quad}^{\text{out of}} \overbrace{\quad}^{\text{msb}} \quad \text{msb}
 \end{array}$$



## SIGNED DATA

~~1~~ Ex-      + 7      ~~2~~ - 8      -ve  
~~1~~ + 7      - 8  
~~1~~  $\overline{+ 14 \quad - 16}$   
 +ve  
 Overflow

~~+ 7      - 6~~  
~~- 4      + 4~~  
 ~~$\overline{- 3 \quad - 2}$~~   
 No - overflow

$$\begin{array}{r}
 + 7 : 0111 \\
 + 7 : 0111 \\
 \hline
 + 14 : \cancel{0111} \\
 \hline
 \text{OV} = 1 \quad \text{OY} = 1
 \end{array}$$

ACC - 1110      OV L  $\left| \begin{array}{l} \text{+ve} \\ \text{0v} \\ \text{Ans 1110} \end{array} \right.$

$$\begin{array}{r}
 - 8 : 1000 \\
 - 8 : 1000 \\
 \hline
 - 16 : 0000 \\
 \hline
 \text{OV} = 1 \quad \text{OV} = 1
 \end{array}$$

ACC - 0000      OV 1  $\left| \begin{array}{l} \text{-ve} \\ \text{0v} \\ \text{Ans 0000} \\ \text{2's Complement} \end{array} \right.$

$$\begin{array}{r}
 + 7 : 0111 \\
 - 4 : 1100 \\
 \hline
 + 3 : 0011 \\
 \hline
 0011
 \end{array}$$

$$0100 \Rightarrow \frac{1011}{1100}$$

$$\begin{array}{r} ③ \\ +7 \\ -4 \\ \hline +3 \end{array}$$

NO overflow

$$\oplus 0111$$

$$\frac{1100}{0011}$$

Not overflow

$$\begin{array}{l} x=0 \\ y=1 \\ z=0 \end{array}$$

-6 ⇒ 0110 ⇒ 1s ⇒ 1001 2's complement

1010  $\Rightarrow 0+0 = \text{Not overflow}$

-6 ⇒ 1010

+4  $\Rightarrow \frac{0100}{1110}$

-2  $\Rightarrow \text{Not overflow}$

$$\begin{array}{l} x:1 \\ y:0 \\ z:1 \end{array}$$

$$\bar{x}\bar{y}z + xy\bar{z}$$

$$1.0.0 + 0.1.0$$

$$0+0=0[\text{Reset}]$$

Not overflow

$$\bar{x}\bar{y}z + xy\bar{z}$$

$$0.1.1 + 1.0.0$$

$$0+0=\textcircled{0} \text{ Not overflow}$$

overflow



## SIGNED DATA

- $$\begin{array}{r}
 -6 \\
 +4 \\
 \hline
 -2
 \end{array}
 \quad
 \begin{array}{r}
 1010 \\
 0100 \\
 \hline
 1110
 \end{array}$$

OV = 0      OV = 0

- $$\text{OV } (x, y, z) = 
 \begin{array}{c}
 \overbrace{x \ y \ z}^{\substack{+ \text{ve} \\ \text{over flow}}}, \quad 
 \overbrace{x \ y \ z}^{\substack{- \text{ve} \\ \text{over flow}}
 \end{array}$$

↓                  ↓                  ↓  
 MSB            MSB            MSB  
 of Op1        of Op1        of result



## 6. Overflow Flags

**Overflow: Condition is as follows :**

$$OV(x, y, z) = \begin{matrix} xyz \\ \downarrow \end{matrix} + \begin{matrix} xyz \\ \downarrow \end{matrix}$$

(+)positive  
overflow

(-)Negative  
overflow

$$\begin{matrix} xyz \\ \downarrow \end{matrix} + \begin{matrix} xyz \\ \downarrow \end{matrix}$$

(+)positive  
overflow

(-)Negative  
overflow

$$OV(x, y, z) = \begin{matrix} xyz \\ \downarrow \end{matrix} + \begin{matrix} xyz \\ \downarrow \end{matrix}$$

$\downarrow$        $\downarrow$

MSB      MSB

of Op1    of Op1

MSB

of result

$\begin{matrix} +ve \\ over flow \end{matrix}$        $\begin{matrix} -ve \\ over flow \end{matrix}$

$$\begin{array}{r}
 +7 \\
 +3 \\
 \hline
 +10
 \end{array}$$

+10  
+ve overflow

$$\begin{array}{r}
 0+1 = 1 \\
 0111 \\
 0011 \\
 \hline
 1010
 \end{array}$$

$$\begin{array}{l}
 x: 0 \quad \bar{x}\bar{y}z + xy\bar{z} \\
 y: 0 \quad 1 \cdot 1 \cdot 1 + 0 \cdot 0 \cdot 0 \\
 z=1 \quad 1 + 0 = 1 \\
 \hline
 +ve overflow
 \end{array}$$



## SIGNED DATA


✓ Ex-  $+ \begin{array}{r} 7 \\ + 3 \\ \hline + 10 \end{array}$     -  $\begin{array}{r} 111 \\ - 0111 \\ \hline - 1010 \end{array}$

OV = 1                      OV = L


✓ Ex-  $+ \begin{array}{r} 7 \\ - 3 \\ + 4 \end{array}$     -  $\begin{array}{r} 0111 \\ - 1101 \\ \hline 0100 \end{array}$

OV = 0                      OV = 0

Justify: PSW



Justify: PSW






## SIGNED DATA

$$\begin{array}{r} \text{Ex- } -7 \\ \quad -1001 \\ +3 \quad -0011 \\ \hline -4 \quad -1010 \\ \hline \text{OV}=0 \qquad \text{OV}=0 \end{array}$$

$$\begin{array}{r} \text{Ex- } -7 \\ \quad -1001 \\ -3 \quad -1101 \\ \hline -10 \quad 0110 \\ \hline \text{OV}=1 \qquad \text{OV}=1 \end{array}$$

$$\begin{array}{r} -3 \Rightarrow 0011 \Rightarrow 1100 + 1 = 1101 \\ 0111 \Rightarrow 1000 + 1 \\ \hline 1001 \\ \text{L+0=1} \quad \text{OV=Set} \\ 1001 \\ 1101 \quad x:1 \\ \hline 0110 \quad y:1 \\ z=0 \end{array}$$




Ans. 1100 [-4]

2's complement

$$1100 \oplus 0011$$

$$\underline{\quad + 1 \quad}$$

$$\underline{\underline{0100}}$$



OV

$$1 \quad 0110 [-10]$$

$$1010 @ 0100$$

$$\quad \quad \quad +1$$

$$\underline{\underline{01010}}$$

$$\bar{x}\bar{y}z + xy\bar{z}$$

$$0.00 + \underline{1.1.1} = 1$$

-ve overflow



## SIGNED DATA

#Q. Consider the following signed data processed on a addition circuit in the ALU.  
What is the status of a Sign Flag, Carry Flag, auxiliary Flag overflow Flag in the computation?

11000110  
11101001

$$\begin{aligned} & \text{X} \oplus = 0 \\ & \text{Y} \oplus = 0 \\ & \text{X} \bar{y} z + x y \bar{z} \\ & 0.0 \cdot 1 + 1.1 \cdot 0 \\ & = 0 \end{aligned}$$

$$\begin{array}{r} 11000110 \\ 11101001 \\ \hline 10101111 \end{array}$$

AC = 0

AC = 0

Cf = 1

OV = 0  
S = 1

Sign Flag = 1

Carry Flag = 1

AC = 0

OV = 0

## Conditional Flag

- ① Carry Flag
- ② Parity Flag
- ③ Auxiliary Carry
- ④ Sign Flag
- ⑤ zero Flag
- ⑥ Overflow Flag.



# Control Flags



## Control Flag :

Based on the status of control flags, hardware operation are controlled these are user control flag with reference to 8086 flag register, 3 control flags are present:

### 1. Trap/Trap Flag :

- 0 : At the time of program execution (-g); go
- 1 : Single step program execution (-t); trace

### 2. Interrupt Flag :

- 0 : Disable the INT. (DI)
- 1 : Enable the INT. (EI)  
{maskable interrupt only}



## Control Flags



### 3. Direction Flag :

- 0 : Auto Increment, clear direction (CLD)
- 1 : Auto Decrement, set direction (STD)


## SHIFT & Rotate operation.



# SHIFT OPERATION

## Shift Operation:

1. While execution of this instruction, data bits are moving to right or left direction in a bitwise sequence with loss of data.
2. Different shift operations is as follows:



## Logical Shift






## Logical Shift Operation

In a logical shift operation data bits are moving to left or right direction including the sign bit.

# Logical Shift Operation

## ① Logical Shift Left [LSL]






# Logical Shift Operation

P  
W

## Logical Shift Left [LSL]

LSL r0;

r0 = (FC)H



$\underbrace{\text{LL LL LL}}_{(\text{F})} \underbrace{\text{L O O O}}_{(8)}_{16}$

F : 15  
8 : 1111  
C : 12  $\Rightarrow$  1100

A : 10  
B : 11  
C : 12  
D : 13  
E : 14  
F : 15



# Logical Shift Operation

P  
W

uMall  
GATE

RPC

#E6

## Logical Shift Left [LSL]


LSL r0 #4; [4 Times shift]

r0 = (FC)H

1111 1100 0000  
1st time 1111 1000 0000  
2nd 1111 0000 0000  
3rd 1110 0000 0000  
4th 1100 0000 0000  
(C0)

# Logical Shift Operation

## Logical Shift Right [LSR]



# Logical Shift Operation

## Logical Shift Right [LSR]

LSR r0;

$r0 = (FC)H$



0 1 1 1 1 1 1 0  
7 E


# Arithmetic Shift Operation

In a arithmetic shift operation, data bits are moving to left or right direction except the sign bit.



# Arithmetic Shift Operation

Arithmetic Shift Left [ASL] : Multiply a signed binary number by 2.





# Arithmetic Shift Operation


## Arithmetic Shift Left [ASL]

ASL r0;

$r0 = (FC)H$

# Arithmetic Shift Operation

Arithmetic Shift Right[ASR] : divide a signed binary number by 2.





# Arithmetic Shift Operation



## Arithmetic Shift Right[ASR]

ASR r0;

$r0 = (FC)H$



# Rotate Operation



Rotate

Rotate  
without Carry

Rotate  
with Carry.



# Rotate Operation

## Rotate Operation : [Circular Shift Operation]


1. While execution of this instruction data bits are moving to left or right direction bit by bit without loss [Circular shift]





# Rotate Operation without Carry

## Rotate Operation Left [ROL]




ROL  $\text{8}_0$  : FCH

The binary representation of the ROL operation is shown in two rows. The top row shows the initial state: 1111 1100. The bottom row shows the result after the rotation: 1111 0011. The underlines indicate which bits have shifted. A green oval encloses both rows of binary code.



# Rotate Operation without Carry

## Rotate Operation Right [ROR]





# Rotate Operation with Carry

Rotate with Carry

RRCl|RCR [Rotate Right with Carry]


RlCl|RCL [Rotate left with Carry].



# Rotate Operation with Carry




## Rotate Right with Carry [RRC/RCR]





# Rotate Operation with Carry

## Rotate Left with Carry [RLC/RCL]






## Transfer of Control

### C. TOC [Transfer of Control Instruction]

- i. Unconditional  $\Rightarrow$  Without Any Condition Control Transfer
- ii. Conditional





## Transfer of Control

### 1. Unconditional TOC :

1. While execution of this instruction, control will be transfer to target location without checking any condition.
2. This instruction is used to implement the conditional selection statement [Go to] and machine control instruction. [Halt]



## Transfer of Control



### Halt:

It is a machine control instruction, invokes unconditional jump with starting address of "Halt" as a target address.

While execution of this instruction, control will be transfer to same location again

and again without changing the data therefore, user perspective program execution is completed. But, CPU perspective same instruction is executed up to infinite time.

Therefore reset operation is required to execute the new program.



# Transfer of Control

## Conditional TOC :

1. While execution of this instruction, **associated condition is evaluated based on the status of a previous instruction**. When the condition true then control will be transfer to target location otherwise sequential instruction in the program is executed.
2. This instruction is used to implement the conditional selection statement [if switch] and various iterative statement [for, while do-while]

CALL — RET  
Push — POP



# Transfer of Control



## Subprogram : Definition:

Subprogram is a reusable program means frequently occurred functionality is developed as a subprogram only once later refer it in the main application mainly times.

## Characteristics :


1. Single entry point - single exit point
2. Main program is suspended during the execution of a sub program
3. Control will be transfer back to main program of a subprogram.



# IMPLEMENTATION



## Implementation :






## IMPLEMENTATION



- a. In this implementation process stack is used to store the return address.
- b. Return address is a next instruction address after the CALL instruction.





## INTERRUPT CYCLE

**Interrupt Cycle :**


1. Interrupt is a signal which is generated by component in the computer [I/O]
2. Interrupt cycle is connect at the end of a execution cycle so, CPU will be respond to a interrupt only after the completion of a current ins<sup>n</sup> execution.



# INTERRUPT CYCLE


Interrupt Cycle :


- ① Fetch cycle
- ② Execute cycle
- ③ Interrupt cycle



## INTERRUPT CYCLE

3. CPU reads the status of a interrupt pins to detect the interrupt after completion of a current instruction execution.







## INTERRUPT CYCLE

4. When the CPU detect the interrupt then it save the "PC" value into a stack later transfer the control to "interrupt vector table". (IVT)
5. IVT is a part of memory which contain interrupt subprogram address.
6. Interrupt subprogram referred with a "vector address", end with a IRET ~~RETI/REF~~ instruction.
7. IRET instruction invokes the pop operation to restore the return address into a "PC". Therefore, after service the interrupt control will be transfer to a user program.

**NOTE :**

Objective of a interrupt cycle is interrupt subprogram initializing. In this process, "PC" saved into a stack, later vector address, loading into a 'PC'.



## INTERRUPT CYCLE

**Two approach are present to service the interrupt**

1. Single interrupt processing [Non-pre-emption]
2. Nested interrupt processing [Pre-emption]



## INTERRUPT CYCLE

DSRD)  $\Sigma I_i$

Q. A CPU has 4-interrupts [ $I_1, I_2, I_3, I_4$ ] with a respective service times of 40 ns, 30 ns, 20 ns, 10 ns. Response time of a interrupt is 5 ns.  $I_1$  has the highest priority and  $I_4$  has the least priority. What is the range of time required to service  $I_4$  interrupt when the interrupt may or may not occur simultaneously?

answ (  $T_4$  ):  $Response + Service$   
 $10 + 5 = \underline{15 \text{ ns}}$ .

$I_1, I_2, I_3, I_4$ :  $(40+5)+(30+5)+(20+5)+(10+5)$   
 $45+35+25+15$   
 $(15+120) \text{ ns}$

15ns to 120ns | 20

# Type of Interrupt.



# INTERRUPT CYCLE



## Types of Interrupt:

### 1. Hardware interrupt:

- i. It is a signal which is generated by the hardware component. Hardware component are interfaced to CPU via internal interface and external interface so, hardware interrupts are internal interrupt and external interrupt.
- ii. External interrupt is a signal which is generated by the external hardware.  
Eg. : Power supply, Basic I/O devices [Keyboards, Printer, mouse, etc]
- iii. Internal interrupt is a signal which is generated by the internal hardware.  
Eg. : Temperature sensor, Timer clock, Critical Sensor in the motherboard, Invalid opcode, Divide-by-zero, Stack overflow etc.
- iv. In the CPU design hardware pins are reserved to hold the hardware interrupts.



## INTERRUPT CYCLE

- iv. In the CPU design hardware pins are reserved to hold the hardware interrupts.
- 

Eg. In 8085 Microprocessor

(TRAP) RST 4.5 : HIGH Priority

RST 7.5

RST 6.5

RST 5.5

INTR : LOW Priority

Eg. In 8086 Microprocessor

NMI : HIGH Priority

INTR : LOW Priority

**NMI : Non Maskable Interrupt.**



## INTERRUPT CYCLE

### 2. Software Interrupts :

It is an instruction, used to execute the predefine IO function in the processor mode.

Ex. : System Calls.

### 3. Maskable Interrupts :

It is a low priority interrupt so, CPU may or may not service the interrupt. Therefore all the low priority IO devices are connected to a CPU via maskable interrupts pins.

### 4. Non-Maskable Interrupts :

It is a high priority interrupts so, CPU compulsory service the interrupts. Therefore high priority hardware is connected to the pins.

### 5. Vectored Interrupts :

This interrupts contain vector information so vector address is calculated based on the interrupt vector.



## INTERRUPT CYCLE

### 6. Non-Vectored Interrupt :

This interrupt does not contain the vectors so, CPU enable the acknowledgment and waiting until the interrupt source supplies the vectored address.

### 7. Level Triggered Interrupts :


This interrupt enables based on the level of a clock signal [High level, low level]

### 8. Edge Triggered Interrupts :

This interrupt enables based on the raising edge transition or falling edge transition of clock signal.



# INTERRUPT CYCLE



- ① Flag
- ② Shift & Rotate operation
- ③ Interrupt cycle.
- ④ Amdhalls law & Flynn's classification.



## PERFORMANCE ANALYSIS



1. Performance is an indirect measurement depends on the execution time.
2. Time required to complete the program is called as execution time.
3. Execution time means CPU time i.e.,

$$\text{CPU time} = \frac{\# \text{ seconds/programming}}{\# \text{ Instruction/programming}}$$

# Instruction/programming

Instruction Count  
(IC)

$$T_{CPI} \times CPI \times Cycle$$

- # Cycle/Instruction  $\rightarrow$  CPI
- # Seconds/Cycle  $\rightarrow$  Cycle Time



## PERFORMANCE ANALYSIS

4. In the program different instruction take different cycles to complete therefore, program execution time is calculated as-

$$\text{CPU time} = \sum (IC_i * CP_i) * \text{Cycle time}$$

i : Types of Instruction.



## PERFORMANCE ANALYSIS



5. Speed-up (s) factor is used to measure the performance gain i.e.,

$$S = \frac{\text{Performance X}}{\text{Performance Y}}$$

$$S = \frac{\frac{1}{ET_X}}{\frac{1}{ET_Y}}$$

$$S = \frac{ET_Y}{ET_X}$$

$$S = n \rightarrow \text{some constant}$$

{System 'X' will run "n" times faster than system 'Y'}

Performance  $\propto \frac{1}{ET}$ .



## AMDHAL'S LAW



1. In the processor design, different quantitative principles are present, used to improve the performance.
2. One of the principle state that improve the performance within a cost and price limit by making the common case fast called as Amdhal's Law.
3. Amdhal' s Law concentrate on the performance gain after enhance the part of a system i.e.,

$$S_{\text{overall}} = \frac{\text{Performance of a system with enhance (New)}}{\text{Performance of a system without enhance (Old)}}$$

$$S_{\text{overall}} = \frac{1/ET_{\text{New}}}{1/ET_{\text{Old}}}$$

$$S_{\text{overall}} = \frac{ET_{\text{Old}}}{ET_{\text{New}}} \quad \dots\dots(1)$$



## AMDHAL'S LAW



4. In the enhancement process, only the part of the system is modified so, new system contain two portion's \_\_\_\_\_.

- (i) Unenhanced Portion
- (ii) Enhanced Portion

$$ET_{\text{new}} = [\text{"ET" of unenhanced portion}] + [\text{"ET" of enhanced portion}]$$

5. To calculate  $ET_{\text{New}}$ , two factors required-

- (i) Fraction enhance (F)
- (ii) Speed up enhance (S)

6. Fraction enhance (F) indicates, how much portion of the system is modified i.e.,

F: Enhanced portion

(1 - F): Unenhanced portion



## AMDHAL'S LAW

7. Speedup enhance( $S$ ) indicates, performance gain of an enhanced portion-

$$S = \frac{\text{Performance of new "F"}}{\text{Performance of old "F"}}$$

$$S = \frac{\frac{1}{\text{ET of new "F"}}}{\frac{1}{\text{ET of old "F"}}}$$

$$S = \frac{\text{ET of old "F"}}{\text{ET of new "F"}}$$

$$\text{ET of new "F"} = \frac{\text{ET of old "F"}}{S}$$



## AMDHAL'S LAW

8. Substitute the above value in equation (2)

$$ET_{new} = ET \text{ of old } (1 - F) + \frac{ET \text{ of old } "F"}{S}$$

9. Substitute the above value in equation (1)

$$S_{overall} = \frac{ET_{old}}{ET \text{ of old } (1 - F) + \frac{ET \text{ of old } "F"}{S}}$$

10. To cover the complete system, let us consider relative data i.e., system = 100%

$$S_{overall} = \frac{100\%}{(100\% - F) + F/S}$$

$$S_{overall} = \frac{1}{(1 - F) + F/S}$$

$$S = \left[ (1 - F) + \frac{F}{S} \right]^{-1}$$

F: Enhanced portion

$$S_{overall} = \left[ (1 - F) + \frac{F}{S} \right]^{-1}$$

S: Speed Up Factor.

When  $ET_{old} = 1$  then

$$ET_{new} < 1$$

$$S_{overall} > 1$$

∴



## AMDHAL'S LAW



11. When the system contains multiple enhancement then performance gain is calculated as-

$$S_{\text{overall}} = \left[ (1 - \sum F_i) + \sum \frac{F_i}{S_i} \right]^{-1}$$

i : #enhancement

F: Enhanced Portion

S: Speed up Factor



# HIGH PERFORMANCE CPU DESIGN



1. High performance CPU exhibits the concurrency.
2. Concurrency means two or more instruction execution at a time.
3. According to **Flynn's classification**, four computer architecture are present.
  1. **SISD** [Single Instruction Stream and Single Data Stream]
  2. **SIMD** [Single Instruction Stream and Multiple Data Stream]
  3. **MISD** [Multiple Instruction Stream and Single Data Stream]
  4. **MIMD** [Multiple Instruction Stream & Multiple Data Stream]



# HIGH PERFORMANCE CPU DESIGN



CU: Control Unit

PU: Processing Unit (ALU)

MU: Memory Unit

IS: Instruction Stream

DS: Data Stream




## SISD

In this architecture single processor executes a single instruction stream to operate on data stored in a single memory. Uniprocessors fall into this category.

or

Instruction & Data both are present in Same memory & result also stored in same memory. Eg: 8085,8086, IBM 704, VAX 11/780,CRAY1.






## SIMD



A single machine instruction controls the simultaneous execution of a number of processing elements on a lockstep basis. Each processing element has an associated data memory, so that instruction are executed on different sets of data by different processors. **Vector and Array processors fall into this category.**

Eg. STARN Processor, MPP etc.






## MISD



A sequence of data is transmitted to a set of processors , each of which execute a different instruction sequence . This structure is not commercially implemented.

It contains multiprocessor but only one processor is in use at a time.  
This architecture is not yet implemented.






## MIMD

A set of processors simultaneously execute different instruction sequences on different data sets. SMPs, clusters , and NUMA systems fit into this category.

Implemented as a multiprocessor system design.

Eg. CRAY Processor, IBM 370/168M.





# System Bus

- System Bus:-

- (1) Bus is a communication media/channel.
- (2) Limitation of a bus is only one transmission at a time.
- (3) A bus which is used to provide the communication between the major components of a computer is called as “system Bus”.


Address line

Data line

Control line



# System Bus





## Address Line

5. System bus contain three ceterones of the line used to provide the communication name as-

- (a) Address lines (Bus)
- (b) Data lines (Bus)
- (c) Control lines (Bus)

- **Address lines:-**

- (1) These lines are used to carry the address to memory & IO So, address lines are unidirectional.
- (2) Based an the width of a address bus, we can measure the capacity of a memory system.



## DATA LINES

- **Data lines:-**

1. These lines are used to carry the used to carry the binary sequence between the CPU, memory and IO So, Data lines are BI- Directional.
2. Based on the width of a Data Bus, we can measure the word length of a CPU. Based on the word length, we can measure the performance of a CPU.

**Example:** In 8085 µp

AD<sub>7</sub> - AD<sub>0</sub>



8 DL's



word length = 8 bit



Operation are performed on a 8-bit data format



## DATA LINES

Example:- In 8085 μp

$AD_{15} - AD_0$



16 DL's



word length = 16



operations are performed on a 16-bit data format.




## CONTROL LINES



### Control Lines:-


- (1) These lines are used to carry the control signal and timing signals.
- (2) Control signal indicates the types of operation, and timing signal used to synchronize the memory & IO operation with a CPU clock.





## CONTROL LINES

**NOTE:- When there is a common bus, common control signal & common address space is used between the memory & IO then there is a possibility of ambiguity (conflict).**



CPU generates the memory request

1000 RD

1000  $\beta$  AL's  
RD  $\beta$  CL's

Memory controller  
IO controller

1000 - valid  
RD - valid



## CONTROL LINES

- To handle the above problem bus configuration are used in the computer design.

These are three kinds-

- 1. IOP (Input -output process)
  - 2. Isolated IO (IO-mapped - IO)
  - 3. memory - mapped - IO
- 1. **IOP:** This configuration uses the common control signal & common Address but different buses for both memory & IO. Additional hardware is required bus & IO bus, it is expensive. Therefore suitable for “super computers”.



IOP: Common Control Signal & Address.

But Different Buses for Memory & IO.



## CONTROL LINES

- 2. **Isolated IO (IO-mapped - IO)**


Isolated IO:- (1): This configuration uses the common bus & common address space but different control signal for both memory & IO.

It is less expensive ,used in general purpose computers.

Common Bus &  
Address Space      But Different  
Control Signal for Memory &  
IO.



## CONTROL LINES



Active low Pin

Pin Name  $\Rightarrow$  if  $\overline{0}$  then Enabled.



## CONTROL LINES

IO/M: Hardware Pin is used to implement the Isolated IO.


IO/M	$\overline{RD}$	$\overline{WR}$	CS	
0 ]	0	1	MEMRD	] Memory
0 ]	1	0	MEMWR	
↓ ]	0	1	IORD	] IO
↓ ]	1	0	IOWR	



## MEMORY- MAPPED IO


### 3. Memory- mapped IO:-

- (1) This configuration uses the common bus and common control signal but unique address space for both memory & IO.
- (2) In this design memory address space is shared to IO ports so, limitations "Complete memory space is not in the use because of some of the cell are replaced with port".





# MEMORY- MAPPED IO







## MEMORY- MAPPED IO

#Q. Consider a 32 bit hypothetical processor which support 256KB memory space.  
Computer is design with a memory mapped-IO in which when the 3-MSB bit of  
MSB is '1' then assign then to a IO ports, & remaining are using for Memory.  
How many port address and memory address are possible in the computers?

$$256\text{ KByte} \Rightarrow 2^{18}\text{ Byte}$$

So Address = 18 bit





Memory Address

$$= 7 \times 2^{15} \text{ Ans}$$

Port Address = 1  $\times$   $2^{15}$  Ans



THANK - YOU