## **COMPUTER SCIENCE**



Computer Organization and Architecture

Machine Instruction and Addressing Modes



Lecture\_05





Expand Opcode Technique

Addressing Modes



Instruction Concept Instruction format

Instruction Set Archi.

- 1) STACK Based org.
  (2) Accumbator Rosed org
- (3) General Refister vog. Hill Reg. Mem Ref. Lin Reg. Reg Ref.



16 bit Instruction, & 7 bit AF then (B) Consider a How many Total Number of operation Supported by OPLINE AFI AFZ #operation = 2 = 4 Ang 2AF (4Avg) ZAI # operation = 29 - 512 Ang LAF (512 Avg) LAF # operations = 2 = 64K Ang -166H OAF (64k Ang)OFIL OPCODE 16 bit

64 K

-> (II- Can Support upto BAF/BAI)
it can support 2AI, LAF, OAI) 3AF BAI OP AFI AFZ AF3 > (It-com support upto ZAFBAI)

& LAIL 4 OAI 2AF 2AI OP AFI AF2 -> (It Can Support upto LAF / IAI)) TAF/IMI OPCODE (OP) -> (It can subjust OAI OAF Inst") OAF OAT



Expand opcode Technique:

Fixed Length Instruction.

(variable length obcode).

2AF LAF

OAF



1 Variable length Instruction

[Fixed Length)
OPCODE

@ Fixed length Instruction.

(Variable length)
OPCODE

### Expand Opcode Technique



#### **Expand Opcode Technique**

Expand opcode length is required in the fixed length instruction supported CPU Design to implement the various instruction with different formats.

#### Variable Length Instruction Supported CPU Design

OPCODE = 8 bit

Address field = 8 bit

Variable Length Inst"
(Fixed Length Oblode)

OPCODE = 86it
AF = 86it

IngthSize

LAF:

OAF:



$$=$$
 (8bit)

Fixed Length Instruction Variable length opcode Opcoof = 8bit AF = 8bit

LAF: OP AFI

8611 8611

= (16 Lit)


OAF: OPOOPE

#### (i) 1 Address Instruction Design:





#### (ii) 0 Address Instruction Design:



#### **Fixed Length Instruction Supported CPU Design**




$$OPCODE = 8 bit$$

$$A.F = 8 bit$$

#### (i) 1 Address Instruction Design:



#### (ii) 0 Address Instruction Design:



# (Fixed Length Instruction]. Expand opcode Technique: we starts from the Primitive Instr.

- 1) Primitive Instruction [Lowest Oblade bit @ lowest bit in opene
- 2 Derived Instruction (Higher opcode bit)
- (3) further Derived Instruction (Highest objects bit wallah).

- (3) (ubit) (11bit) (11

# Primitive, Derived, forther Denived.

Type1, Type2, Type3, Type4.

#### **Expand Opcode Technique**



- Primitive instruction means smallest opcode instruction.
- Step 1: Identify the primitive instruction in the CPU.
  - Step 2: Calculate the total number of possible operation.
- Step 3: Identify the free opcode after allocating the existed instruction
  - Step 4: Calculate the number of Derived instruction possible by multiply

Free opcode × 2 Increment bit in opcode

Consider a processor which support 6 bit instruction and 4 bit address field. If there exist 2 one address instruction then how many 0 address instruction can be formulated?

OPUDE AFI

2bit 4bit

Poimitive Instr



Step2: Total Number of Operation Inst in LAF = 2 = (4)Step3 Number of Free Operate After Allocating LAF = 4 - 2 = (2) Fore

.

OAF:




Stepy

Total # operation in OAF = Free X 2

$$\frac{6-2}{2}$$

Increment bit in OPCODE.


Consider a processor which support 6 bit instruction and 4 bit address field. If there exist 2 one address instruction then how many 0 address instruction can be formulated?





Consider a processor which contain 8 bit word and 256 word. memory. It support 3 word instruction. If these exist 254 2-address instruction and 256 1-address instruction then how many 0 address instruction can be formulated?

I word = 8bit = 1848.

OAT memory = 256 Wood = 256x LBHe = 256 Byte







Total Number of operation in 2AF[Primitive Inst] = 2 = 256
open [Inst] Given 2AF 2AT = 254

# Free opcode Coperational Code) After Allocating 2AF = 256-244 fg)

Total # operation = Free X Increment Lit in opcode.

MIAF

MIAF = 512 operation.

Given LAT(AF) = 256.

## Number of Free opude After Allocating 1 AF = 512 -256 = 256.

Burther Derived

OPCODE (246if) Total # operation

M OAF

Free X 2 spuble of the opener

 $= 256 \times 2$ 

7 256 X 2 Avs

= 216 Avg (00) 64K

Consider a processor with 16 bit instruction. Processor has 15 registers and support 2 address instruction and 1 address instruction. If processor support 256 1-address instruction then number of 2-address instruction are




B 192

D 248


15 Register


Reg AF = 4bit

Instrusize = 166it



128





Free oblode X 2 trivement bit in oblode #operation in  $LAF/AT = \begin{pmatrix} 8 \\ 2-X \end{pmatrix} \times 2^{12-8}$  $2^{8} \Rightarrow [2^{8} - x]^{2^{4}} \Rightarrow 2^{6} = 2^{8} - x$ => 2 = 2 - 2 = 16 = 256 - x = (240) Ang

,

#### Solution(c): 240



15 register =  $2^4$   $\Rightarrow$  Register A.F = 4 bit



OPCDE field = 
$$16 - (4 + 4) = 8$$
 bit  
So total number of 2 address instruction =  $2^8 = 256$   
Let 'x' 2 address instruction used

Number of free opcode =  $(2^8 - x)$ 

#### 1 Address field

= 240



OPCODE	A.F
12 bit	4 bit

Total no of 1 address instruction = 
$$(2^8 - x) \times 2^{12-8}$$
  
 $[2^8]256 \Rightarrow (2^8 - x) \times 2^4$   
 $2^4 = 2^8 - x$   
 $x = 2^8 - 2^4 \Rightarrow 256 - 16$ 

A processor has 16 register (R0, R1, ...., R15) and 64 floating point registers (F0, F1, ..... F63). It uses a 2-byte instruction format. There are four categories of instructions: Type-1 Tpye-2 Type-3 and Type-4. Type-1 category consists of four instructions, each with 3 integer register operands (3Rs) Type-2 category consists of eight instructions, each with 2 floating point register operands (2fs). Type-3 category consist of fourteen instructions, each with one integer register operand and one floating point register operand (1R + IF). Type-4 category consists of N instructions, each with a floating point register operand (FR). The maximum value of N is \_\_\_\_\_.

[GATE-2018 : 2 Marks]

A processor has 64 registers and uses 16-bit instruction format. It has two types of instructions: I-type and R-type. Each I-type instruction contains an opcode, a register name, and a 4-bit immediate value. Each R-type instruction contains an opcode and two register names. If there are 8 distinct I-type opcodes, then the maximum number of distinct R-type opcodes


Gyregister = Reg AF = (6bit)
Instructive = 16bit

[GATE-2020 : 2 Marks]

Itype & Rtype

Ttype: OP Regnf Impredient 66bit 66bit 4bit 16-(6+4)=65it The: OP Regat Rant

(46) - (6+6) = (46) +



Itype: (Gbit) Gbit 4bit (Derived)

Total # operation in R type = 2 Assume Rtyle Inel = X

Number at Free obcode After Allocating Rtype = 2-X

Total # operation = 
$$(2-x)x^{6-4}$$
  $= (2-x)x^2$ 

$$8 = (2' - X)X4'$$

