# **COMPUTER SCIENCE**



Computer Organization and Architecture

Machine Instruction and Addressing Modes





Vijay Agarwal sir

Lecture\_01





Machine Instruction

102 Instruction Format




# Introduction of COA.

- -> computer Generation -> co & CA -> Component of the Computer -> Register.
  - La Instruction Cycle

Fretch Cycle

Execute Cycle

Instruction Cycle With Interrulat



#### **Basic Terms and Notation**



The alphabet of computers, more precisely digital computers, consists of 0 and 1.

Each is called a *bit*, which stands for the binary digit.

The term *byte* is used to represent a group of 8 bits.

The term *word* is used to refer to a group of bytes that is processed simultaneously.

The exact number of bytes that constitute a word depends on the system, For example, in the Pentium, a word refers to four bytes or 32 bits. On the other hand, eight bytes are grouped into a word in the Itanium processor.



We use the abbreviation "b" for bits, "B" for bytes, and "W" for words.

Sometimes we also use *doubleword* and *quadword*. A doubleword has twice the number of bits as the word and the quadword has four times the number of bits in a word.

Bits in a word are usually ordered from right to left, as you would write digits in a decimal number. The rightmost bit is called the *least significant bit* (LSB), and the leftmost bit is called the *most significant bit* (MSB).

## Byte Ordering



Storing data often requires more than a byte.


Suppose that we want to store these 4-byte data in memory at locations 100 through 103.

How do we store them?

Figure Shows two possibilities: Least significant byte or Most significant byte is stored at location 100. These two byte ordering schemes are referred to as the little endian and big endian.

#### Two Important Memory Design Issues





Two byte ordering schemes commonly used by computer systems.

# (B.I) Byte Address able



Memory = 4GByte.

=> 2.2° Byte

7 22 Byte

Address = 32 bit.

(Q2) Address = 25 bit

7 25 Byte 7 2520 Byte.

= 32 MBHe

# Word Addressable

- (B.I) Address = 27 bit

  then Memory = 27 words

  = 128 M words.
- (Q.2) Memory = 512 M Words.

  = 29.20 Words.

  = 29 Words.

  = 512 M Words.



ADD: Addition.
MUL: Multiplication.

```
OPCODE OPERAND

(Address field)
```

```
OPCODE > operational Code.

Type of operation.
```

OPERAND: DATA
OR)
Address of operand.



ADD: Addition.

MUL: Multiplication.

```
OPCODE > operational Code.
                                                                                  Assume
Type of operation. 01 \rightarrow 0R
2 bit obcode Can Penform 2 = 4 observation. 10 \rightarrow x_{0R}
11 \rightarrow m_{UL}.
```

3 bit oblade Can Perform 2 = 8 operation. n bit opcode con perform 2° operation.

(NOTE) Its Memory Size is given then we can calculate Address field Size.

(eg) is memory = LMByte => 20 bit Ang

(B) Its Instruction Size is 16 bits of Memory is IK Byte than How Many Number of operation supported by the system?



If obtode = 6bit then Total # observation = 2 = 64 observation.

n bit Address field. Mose Add ressable Adoessable. 2 Words

n bit Address field. MOSO Add ressable Advæssable. To 16 bit them 26 Words Momory 64k Woods






OPLODE Address field

B: Byte W: Word

- OR not opcode can perform 2 operation.
- 2) If N operations then obcode = [log\_N] bits [2]

OIL n bit Address line Can Represent Memory of Capacity 21 [B/w]
(3) If Memory Capacity of M B/w then Address field = [log\_2M] bits.



(82) If 100 operation Supported by the System them Size of oplant?

(5012) 100 operation of 2n

opeode = 75it



(Q.1) If Memory 18 256KB them Size of Address field?

(50°1) 256 KB => 218 Byte

Address = (18 bit) Ang

(22) IB A:F is 29 bits then Size of Memory ?

(SIM) AF = 29 Byte = 512 MByte)

## Instruction Representation



- Within the computer each instruction is represented by a sequence of bits
- The instruction is divided into fields, corresponding to the constituent elements of the instruction

| 4 bits | 6 bits            | 6 bits            |
|--------|-------------------|-------------------|
| Opcode | Operand Reference | Operand Reference |
|        | 16 bits           |                   |



AI: Address Instruction

AF: Address field.

ALU operation

OPCODE

ADD

Destination

Source

Source 2

Add ition

ADD ( OPCODE



AF: Address Instruction P

YAT YAF: 3AI SAF

OPLODE AFI AFZ AFS (AFY) OPLODE DEST'

OPCODE AFI AF2 AF3 ADD RIR2 Rg; RIER2+R3

2AI ZAF

OPCODE AFI AF2 ADD R, R2; RIERI+R2.

LAT/LAF

OPCODE AFI

ADD RI ACE AC+ RI

OATOAF

OPCODE

ADD

#### **Machine Instruction Characteristics**



- The operation of the processor is determined by the instructions it executes, referred to as machine instructions or computer instructions
- The collection of different instruction that the processor can execute is referred to as the processor's instruction set (ISA)

#### Elements of a Machine Instruction



#### Operation Code (opcode)

be performed. The operation is specified by a binary code, known as the operation code, or opcode.

#### Source Operand Reference

The operation may involve one or more source operands, that is, operands that are inputs for the operation

#### **Result Operand Reference**

The operation may produce a result

#### **Next Instruction Reference**

This tells the processor where to fetch the next instruction after the execution of this instruction is complete

# Instruction Representation



- Within the computer each instruction is represented by a sequence of bits
- The instruction is divided into fields, corresponding to the constituent elements of the instruction

| 4 bits | 6 bits            | 6 bits            |
|--------|-------------------|-------------------|
| Opcode | Operand Reference | Operand Reference |
|        | 16 bits           |                   |

# Instruction Representation



- Opcodes are represented by abbreviations called mnemonics
- Examples includes:

|     | IE MONIC 3 |     |
|-----|------------|-----|
| * 1 | ADD        | Add |

- SUB Subtract
- MUL Multiply
- DIV Divide
- Load data from memory
- STORE (ST) Store data to memory
- Operands are also represented symbolically
- Each symbolic opcode has a fixed binary representation

## Instruction Set Architecture Classification



- Single accumulator organization.
- General register organization.
- Stack organization.

- Q.1
- Consider a Hypothetical Processor which support 128 byte memory and instruction length is 16 bit.



- (i) If 2AF(2AI(Address Instruction) same size) is used then How many total number of operation supported (formulated)?
- (ii) If 1AF (Address field) is used then how many total number of operation supported formulated?

(i) 128 184te = 2784te = AF = 76it

Trestruction Length = 166it is op



Total # openation = 29

= 512 degrations. Ans

Q.2

A Hypothetical Processor support 100 different operation and 3 address memory field (same size). Instruction is stored in 1 MB memory. Then what is the length of the instruction?

Twin legin = 67 bits Mg

