## **COMPUTER SCIENCE**



Computer Organization and Architecture

Machine Instruction and Addressing Modes





Lecture\_02

Vijay Agarwal sir





Machine Instruction

Instruction Set Architecture



Introduction of COA.

Instruction

OPCODE OPERAND(DATA)

Address Gield

Distration

.





n bit opcode can perform 2º operations.

. .

## Instruction Representation



- Opcodes are represented by abbreviations called mnemonics
- Examples includes:
  - ADD Add
  - SUB Subtract
  - MUL Multiply
  - DIV Divide
  - LOAD (LD) Load data from memory
  - STORE(ST) Store data to memory
- Operands are also represented symbolically
- Each symbolic opcode has a fixed binary representation



ALU operation

Destination

Source 1

Source 2.

MULADD



## storage

Registers [Fastest]

Memory Cache Memory [CM]

Main / Primary Memory [Mm]

Fostest

SM>MM>CM>Registor.





$$2^{5} = 32$$

$$2^{6} = 64[33 - 64]$$

$$2^{6} = 64[33 - 64]$$

Sometimes Instruction having Immediate field also along with AF



If Immediate field = nbit

n bit Immediate unsigned Range = 0 to  $2^n - 1$ n bit Immediate signed Range =  $-2^{n-1}$  to  $+(2^{n-1})$ 

# (28) Its Immediate field is 7 bits.

Unsigned = 0 to 
$$2^{7}-1 \Rightarrow 0$$
 to  $2^{7}-1 \Rightarrow 0$  to  $2^{7}-1 \Rightarrow 0$  to  $127$ )

Signed =  $-\binom{n-1}{2}$  to  $+\binom{n-1}{2}-1$   $\Rightarrow -2$  to  $+2$   $-1$ 

=  $-2^{6}$  to  $+2$   $-1$ 
 $\Rightarrow -2$  to  $+63$ .

### Elements of a Machine Instruction



#### Operation Code (opcode)

Specifies the operation to be performed. The operation is specified by a binary code, known as the operation code, or opcode.

#### Source Operand Reference

The operation may involve one or more source operands, that is, operands that are inputs for the operation

#### **Result Operand Reference**

The operation may produce a result

#### **Next Instruction Reference**

This tells the processor where to fetch the next instruction after the execution of this instruction is complete

## Instruction Representation



- Within the computer each instruction is represented by a sequence of bits
- The instruction is divided into fields, corresponding to the constituent elements of the instruction

4 bits	6 bits	6 bits
Opcode	Operand Reference	Operand Reference
	16 bits	



Consider a Hypothetical Processor which support 128 byte; memory and instruction length is 16 bit.

- (i) If 2AF(2AI(Address Instruction) same size) is used then How many total number of operation supported (formulated)?
- (ii) If 1AF (Address field) is used then how many total number of operation supported formulated?
- (Q.2) How Many Minimum # openation [Instr Supported in 2AI & LAI?



(Salm)

# Instruction length = 16bit Memory = 128 Byte => 218 => A.F = 7 bits.

(i) 2AI

OPCODE = 16-(7+7) = 16-14=2bit

Total # operation = 2= 4 operation | Fastruction Ans

(ii)

In 2AI @ 2AF
Total Number of Operation Instruction = 4.

2 Address field (AF)

2 Address Instruction (AI)

Maximum operation Instruction = 4
Minimum operation Instruction = 1

Total Number of operation Instruction = (512)

LAI® LAF

Maximum operation Instruction = 512 Minimum operation | Instruction = 1 Instruction Set Size of 10.

11
10 Different type of operation Instruction Performed

OPCODE = 4bit Aug

log\_107

\*



## Number at Instruction operation Performed is 200'

OPCODE = 8 bit Ang



A Hypothetical Processor support 100 different operation and 3 address memory field (same size). Instruction is stored in 1 MB memory. Then what is the length of the instruction?



Length of = 67 bits Ave

opusele 100 operation = 7 bit 1MB Memory = 20 bit Q.1

Consider a Hypothetical CPU which supports 110 instruction, 50 registers and 512KB memory space. Instruction contain 2 register operands, Memory operands and 13 bit Immediate constant fields. Program contain 300 instruction. Memory storage space required in Bytes to store the program is \_\_\_\_\_.



110 Instruction observation 
$$\Rightarrow$$
 opcose = 7-bit


50 Register  $\Rightarrow$  Reg AF = 6-bit

512 KB Memory  $\Rightarrow$  Mem AF = 19-bit

 $2^{19}B$ 

OPCODE ROSAF ROSAF2 MOMAF Immediate






Program Contain 300 Instruction.

Program Size = 300 X 7 Byte Ans

1000-1006 ( 1) The state of the



.

Q.

Consider a processor which contain the following pin structure



 $AD_0 - AD_{23}$ ,  $A_{24} - A_{39}$  AF=406 Wordlength = 24.64 Processor contain  $250^{\circ}$  register instruction is designed with 4

Processor contain 250 register instruction is designed with 4 fields i.e OPCODE, register address, memory address and 16 bit immediate field.

Processor support 180 instruction (operation). A program contain 400 instruction then how much space is required for the program

- (i) In Byte? 3600 Byte
- (ii) Words? 1200 Words.

Q.

Consider a processor which contain the following pin structure



$$AD_0 - AD_{23}$$
,  $A_{24} - A_{39}$ 

Processor contain 250 register instruction is designed with 4 fields i.e OPCODE, register address, memory address and 16 bit immediate field.

Processor support 180 instruction (operation). A program contain 400 instruction then how much space is required for the program

(i) In Byte? 3600 Byte



(ii) Words? 1200 Words.

ADO-ADAS, Azu-Azg = Menn Ao-Azg 250 Register = Reg AF = 8bit 180 openation | Instruction = opcode = 8bit

Data Line ADO-AD23 (Word Size) = 246H

Instruction Length (Size) = 8+8+40+16 = 72 bits.

1 Instruction Size = 72 bits = 9 Byte.

I Instruction Size = 9 Byte. Brogram Contain = 400 Instruction So Program Size = 9x 400 = (3600 Ryte)

Poppoum Size in word.

AD0-AD23 Data = D0-D23 =24bit

I Wood Size = 24 bit & 3 Byte. Program Size = 3600 Byte in Word = 3600 Ryte Words

#### Note:



#### Immediate field is n bit

Unsigned Range = 
$$(0 \text{ to } 2^n - 1)$$
  
Signed Range =  $-(2^{n-1})$  to +  $(2^{n-1} - 1)$ 

#### Example

If immediate field is 4 bit

Then unsigned range = 
$$(0 \text{ to } 2^4 - 1) \Rightarrow 0 \text{ to } 15$$

Signed Range =  $-(2^{4-1}) \text{ to } + (2^{4-1} - 1)$ 

$$\Rightarrow -2^3 \text{ to } +2^3 - 1$$

$$= -8 \text{ to } +7 \text{ Avg}$$

D.L= 32 bit Word Length 32 Data Line 32 Data Bus A11 = 32 AC = 32 Refista: 32

A machine has a 32-bit architecture, with 1-word long instructions. It has 64 registers, each of which is 32 bits long. It needs to support 45 instruction, which have an immediate operand in addition to two register operands. Assuming that the immediate operand is an unsigned integer the maximum value of the immediate operand is \_\_\_\_\_. [GATE-2014 (Set-1)]

: LInstruction Size = 326H 64 Register => Reg AF=66it 45 Instruction operation = opcode = 65it OPCODE Regi Regz Immediate Immediate field = 32-(6+6+6) = 14bite

Unsigned Immediate field Maximum = 0 to 2 -1 = 0 to (16383)

AM (16,383)

Q.

A processor has 40 distinct instructions and 24 general purpose registers. A 32-bit instruction word has an opcode, two register operands and an immediate operand. The number of bits available for the immediate operand field is \_\_\_\_\_.

[GATE-2016 (Set-2)]

Ang (16).

ubit de 6 perde

Consider a processor with 64 registers and an instruction set of size twelve. Each instruction has five distinct fields, namely, opcode, two source register identifiers, one destination register identifier, and a twelve-bit immediate value. Each instruction must be stored in memory in a byte-aligned fashion. If a program has 100 instructions, the amount of memory (in bytes) consumed by the program text is 500 Rye.

[GATE-2016 (Set-2): 2Marks]

OPCODE REGIRESAFS REGATS Immediate
Ubit 6bit 6bit 6bit 12bit

Instruction size = 4+6+6+6+12 = 34bits 1 Instruction = 5 Byte Brog Contain = 100 Instruction

Rog Size = 100x5B
= 500Byte Ang

