CS & IT

ENGINEERING

Computer Organization

& Architecture

1500 Series



Lecture No.- 02



Recap of Previous Lecture







Topic

Floating Point Representation

Topic

Memory Concept

Topic

Little Endian & Big Endian(Byte Ordering)

Topic

Clock Cycle Concept.



Topics to be Covered









Topic

Clock Cycle Concept.

Topic

Machine Instruction

Topic

Expand Opcode Techniue

Topic

Addressing Modes



#Q. Initial values of R₁, R₂ and index registers are 30, 20 and 10 respectively.

The memory locations 10, 20, 30 and 40 have data values 10, 11, 12 and 13

respectively. Consider the following instruction. Add R₁, (R₂). Value of R₁

after executing above instruction is _____

The second	
11	
12	
13	
	No.

Rie Ri + (R2)

Ri = Ri + M(R2)


Ri = 30 + M(20)


$$R_1 = 41$$
 $R_1 = 41$
 $R_2 = 41$
 $R_3 = 41$

[MCQ]



#Q. A computer has 24 bit instructions and 8 bit addresses. Which of the following combinations of two addresses, one address and zero address instructions respectively cannot be implemented in this machine?








= 1236

$$OAF = 36 \times 2^{6}$$
 $= 9216$
 $= 9216$

Free = (36)



(b) 254, 256.65000=) Implemented

Total # openation 2AF= 28=256.

Civen = 254

16-9Foce = 256-254 = (2) Free?

MF= 2X28

OP AF

-(572)

OAF = 256 X 28


Used = 256

= 65,536

Free = 256

Pw







a) 255,256.

JES Imblemented

Total # appearation 2AF= 28=256.

Civen = 255

16-9Free = 258-255= (I) Free

THE 1X2

OP AF

=256

Used = 255

256-255=Free = (I


OAF=1X28

= (256)

[MCQ]



#Q. In a certain processor, a 2 byte Jump instruction is encountered at memory address 3010 b, the Jump instruction is in PC relative mode. The instruction is JMP-7 where -7 is signed byte. Determine the Branch Target Address





#Q. Consider the following program segment for a CPU having 3 registers:

instruction	Operation	Size(in words)			
MOV R ₀ , 2000	$R_0 \leftarrow M[2000]$	2 2×1 +3 =			
MOV R ₁ , [R ₀]	$R_1 \leftarrow M[R_0]$	2 2XI + 3 =			
SUB R ₁ , R ₂	$R_1 \leftarrow R_1 - R_2$	1 1x) + =			
MOV 4000, R ₁	M[4000] ← R ₁	2 2x1+3 =			
HALT	Stop	1 X + =			

let the clock cycles required for operations are

Register to/from m/r transfer = 3 CC

SUB with both registers operands = 1CC

Instruction fetch and decode = 1 CC per word

Total number of CC required to execute the program is

180406


I word = 4846 => 1 word



Consider the following program segment for a hypothetical CPU. Here r_0 , r_1 and r_2 represents general purpose register.

Instruction	Operation	Instruction size (in byte)
Mov r ₀ , @ 7000 1	$r_0 \leftarrow M[(7000)]$	4W 16 23EC-23EF
$Mov r_1, @ r_2$	$r_1 \leftarrow M[[r_2]]$	3W 12 23F0-23F2
ADD r_0 , r_1	$r_0 \leftarrow r_0 + r_1$	2W 8 23F3-23F4
MUL r ₀ , r ₁	$r_0 \leftarrow r_0 \times r_1$	2W 8 23F5-23F6
MOV @7000, r ₀	M [[7000]] ← r_0	4W 16 23E) -23FA
\rightarrow Halt (\mathcal{I}_6)	Machine halt	2W 8 (23FB)-23FC

Assume that memory is word addressable with word size is 32 bits & program has been loaded starting from memory location (23EC)₁₆ [Hexadecimal] onwards. If an interrupt occurs while the CPU has been halted after executing halt instruction. What will be the return address (in Hexadecimal) pushed onto the stack is:



yw 23 EC - 23 EF 23E 23EF => 23 FO 1000

1100 1101



A 500 MHz processor was used to execute the program with the following

instruction & their clock cycle count.

Instruction type	Instruction Count	CPI	
Integer Arithmetic	40000	1	
Floating Point	33000	2	
Data transfer	9000	1	
Control transfer	11000	3	
Shift operation	7000	2	

Ang CPI =
$$\frac{4000001 + 3800002 + 9000001}{1.0000000}$$

Ang CPI = $\frac{1.62 \text{ Cycle}}{1.62 \times 2}$
 $\frac{1.62 \times 2}{3.24 \text{ NSEC}}$

The MIPS (millions of Instructions per second) rate, for this program is (Note: Ignore the fractional part)

1 Dryst - 3.24 x 109 sec.

1 1 x 109 Dryst | sec.

3.24 x 109 Dryst | sec.

3.24 x 109 Dryst | sec.

=> 308 MTPS.

3.24

The memory location 100 to 110 have data value from 1 to 11 in sequence respectively. Initial value of registers R_1 and R_2 are 0 to 1000 respectively.

Consider the following two address instructions.

$$R_1 \leftarrow R_1 + 1$$

Add
$$R_2$$
, $100(R_1)$;

Add
$$R_2$$
, 100(R_1); $R_2 \leftarrow R_2 + M [100 + R_1]$

The value of R₂ after executing above sequence of instructions seven times is



I: Add Ri #1: Ri
$$\in$$
 Ri $+1$

I: Re \in Re

$$T_2: R_2 \in R_2 + m(100)$$

$$T_3: R_1 = 0+1 \Rightarrow R_1 = 1)$$

$$T_2: R_2 \in 1000 + m(100+1)$$

$$1000 + m(101)$$

$$R_2 = 1000 + 2$$

$$R_2 = 1002$$

$$T_1: R_1 \in I+1 \Rightarrow R_1 = 2$$

$$T_2: R_2 \in I000 + m(100+2)$$


$$T_2: R_2 \in I000 + m(100+2)$$

$$T_3: R_2 \in I000 + m(100+2)$$


$$T_4: R_2 \in I000 + m(100+2)$$


$$T_5: R_2 \in I000 + m(100+2)$$

$$T_7: R_2 \in I000 + m(100+2)$$




R, =0













Consider a 16-bit Instruction in which 8bit opcode and one address instruction is loaded in main PC Rolative AM

memory. (Byte Addressable Memory)

101500	y. (Byte Addressabl
OP 500 400	POPCODE 86
401	500 BLI
402	Next Instruction
499	750
500	900
600	825

Current PC + AF (OFFSET) Value Relative Value.

The effective address using PC-Relative addressing mode when processor is executing an instruction at location 400 is 902 Ave



#Q. A machine has 32 bit Architecture with 1 word long instructions. It has 28 Register each of which is 32 bit long. Machine support 300 instruction, which have an immediate operand in addition to two register operand. Assuming that the immediate operand is an unsigned integer. Then the maximum value of the

immediate operand is 8191 Ave

Ang (8191)



#Q. Consider the Hypothetical CPU using <u>PC-relative addressing mode</u> instruction of RISC instruction set architecture. Instruction is stored in the memory location with starting address of 2000 decimal convords.

Ans	(20km)
	(2040)

	2000	I ₁ :	ADD	R_0	R ₁	R ₂	
	2004	(I ₂ :)	(BEQ)	R_3	R ₄	Lable OFF	SET) 16 R3==R4
(2008	I ₃ :	MUL	R ₅	R ₅	R ₆	OFFSET: 32
	2012	I ₄ :	ADD	R ₇	R ₅	R ₂	
	2016	15:	MUL	R ₈	R_1	R ₆	

BEQ (Brach if equal)

Here label is used as an offset. R_0 , R_1 , R_2 , R_3 R_8 are general purpose registers. The BEQ instruction branches the PC if the register R_3 and register R_4 content are equal then label =32. The value of register $R_0 = 10$, $R_1 = 20$, $R_2 = 30$, $R_3 = 40$, $R_4 = 40$, $R_5 = 50$, $R_6 = 60$ respectively. What is the memory address (in decimal) of the next instruction to be executed 200.

Labell = OFFSET + 32)

PC Relative AM.

When Iz Fetch then PC value = 2008 (Iz storting)


= 2040 Ang





The most appropriate matching for the following pairs is/are possible

List-I			List-II		
A.	Loops	1.	Auto Increment		
B.	A[I] = B[J]; -5	2.	Auto decrement		
C.	Array implementations	3.	Base register addressing		
D.	While [*A++]; -	4.	Indirect addressing		
E.	Writing re-located code	5.	Indexed addressing		



The initial value of register R₁ and R₂ are 2000 and 4000 respectively. The memory location 2000 and 4000 have data values 10 and 20 respectively. Consider the following instructions.

Add R₂, R₂, (2000) R₁; displacement addressing Add R₂, R₂, (R₁); Register Indirect


The value of R₂ after executing above instructions is (4020) Avg

$$\begin{array}{c} (4020) \cancel{R}_{19} \\ T_{1}: R_{2} \leftarrow R_{2} + m(2000 + R_{1}) \Rightarrow R_{2} \leftarrow 4000 + m(2000 + 2000) \\ \hline T_{2}: R_{2} \leftarrow R_{2} + m(R_{1}) \end{array}$$

$$\begin{array}{c} R_{2} \leftarrow 4000 + m(4000) \Rightarrow 4000 + 2000 \\ \hline R_{2} = 4020 \end{array}$$

$$I_2: R_2 \in R_2 + M(R_1)$$
= $4020 + M(2000) = 34020 + 10$
 $R_2 = 4030$ Ang

R1 = 2000, R2=4000



[MSQ]



Consider the following statements about the various addressing modes (AM)

S₁: ➤ Immediate AM are used to access the variable

S₂: × In the Indirect AM address field of the instruction contain the address where the operand is stored.

S₃: Index AM are used to implement the Array.

 S_4 : × Absolute AM are used to implement the pointer.

Which of above statements is/are incorrect?

Trypediate AM - Constant

Direct | Absolute - Variable

Indirect AM - Pointer

Index AM - Array



 S_1



S

S₄



S



Home Work

[MCQ]



#Q. Consider the following assembly level program for a hypothetical processor.

 R_1 , R_2 and R_3

are 32-bit registers.

MOV R₁, #0

MOV R₂, #1

CMP R₃,#0

BEQ DONE

 $; R_1 = 0$

 $; R_2 = 1$

; Compare R₃ with 0

; Branch to DONE if zero flag is set

X:

ADD R_2 , R_1 , R_2 ; $R_2 \leftarrow R_1 + R_2$

SUB R_1 , R_2 , R_1 ; $R_1 \leftarrow R_2 - R_1$

SUB R₃, R₃, #1 ; R₃ \leftarrow R₃ - 1

BNE X

; Jump to X if zero flag is not set.

DONE:

If the initial value of R_3 is 10, what will be the value of R_2 (in decimal)?

A

55

В

89

C

144


D

None of these

[MCQ]

Consider a design will expand opcode technique with 12bit instructions, where a register operand requires 3 bits. There are 24 – 2 address instruction consisting of two register operands, and 5-one address instructions consisting of one memory operand of 8 bits. Then find the number of 0-address instruction in the system possible.

- (a) 512
- (b) 1024
- (c) 2048
- (d) Not possible with the given instruction size.








2 mins Summary











THANK - YOU