COMPUTER SCIENCE

Computer Organization and Architecture

Instruction Pipelining









Pipelining Hazards

Pibeline

- · Pipeline Concept
- . Pibeline Dezign
- . Execution Time in bibeline
- · Performance Gain (Sheed up Factor)
- · Efficiency & Throughput.

Practice Question & GATE PYB.
How to Construct Pipeline. CPI Concept WHY Clock Required Meaning ab CPI=1. (-TI-) How to Set this CPI in Uniform Delay Pipeline How to set this CPI in Non Uniform Dolay piteline. Timing Diagram Concept ALL GATE 2 NC P4Q'S.

Pipelining Strategy

Pw


Similar to the use of An assembly line in a Manufacturing plant To apply this concept
To instruction
Execution we must
Recognize that an
Instruction has a
Number of stages

New inputs are
Accepted at one end
Before previously
Accepted inputs
Appear as output at
The other end

PIPELINE



- Pipelining is a mechanism which is used to improve the performance of the system in which task (Instruction) are executed in overlapping manner.
- Pipelining is a decomposition technique that means the problem is divided into sub problem & Assign the sub problem to the pipes then operate the pipe under the same clock.







n = 4, $t_n = 4$, Non pipeline

Non-PIPELINE




5	0/P e	end			/						
S_4				I ₁	I ₂	I_3	I ₄				
S_3			I ₁	I_2	I_3	I_4					
S_2		I ₁	I_2	I_3	I_4						
S_1	I_1	I ₂	I_3	I_4							
(1	2	3	4	5	6	(7)	8	9	10	11
I/P	end		-				Cycle				
	PIPE	LINE	tlp		(K+						
	k = 4			-	KXtp	+ (1	n - 1) ((DP)			
	n = 4	4									

PIPELINE


PIPELINE Design







COA 2017: CS





In a 10-bit computer instruction format, the size of address field is 3-bits. The computer uses expanding OP code technique and has 4 two-address instructions and 16 one-address instructions. The number of zero address instructions it can support is

















OPLODE

(Jobit)

Purther Derived.

Primitive: Total Number of operation = 2 = 16 operation.

Given 2AI = 4

#Free opcode After Albocating 2AI= 16-4=(12)
Increment bit in optook

Delived: Total # operation in LAF = Free obtacle \times 2 $\Rightarrow 12 \times 2^{7-4} \Rightarrow 12 \times 2^3 \Rightarrow 12 \times 8 = 96$

...

Give LAF = 16 # Free obcode Affer Allocating IAL: 96-16=80. 10-7 Total # openation in OAF = 80 X 2 = 80 X 2 3 X 08 E =640 Ang



		ysong		
Design D2	Goons	820W	78ang	650NB.



@ what is the cycle time, latery of one Instruction of Throughput in the Pipeline Design D_1 & D2 is in Roth Design D_1 & D2 is in Roth Design D_1 & D2 having Ruffer Register blue each stages have a Delay of 20 reec?

1	200	
(

Design DI	500mg	usong	Goons	Soons
Design D2				

Rubble Delay = 20 ngec.

Design D1

Lateracy of One Inst lateracy of Inst "

ETD1= 4X820 = 3280 MP.

Design De

cycletime= 820+20

the - 840 mec.

Loteney of one Ingth

ED2 = 4x840 = 3360 ngec

	?	1
9	2011	
1		

Design DI	500ng	Usong	Goons	Soons
Design D2	Goons	820mg	780mg	650ng

Rubble Delay = 2000ec.

Tosty

Design D1

Design De


$$D_1 = 820 \text{ Ms}, 3280 \text{ Ms}, 820$$

Pipeline D1 Performance is better than Pipeline D2.

PART I

- . Pibeline Concept
- · Performance Evaluation
- Efficiency & Throughput. Uniform & Non Wniform Delay PIPELINE.

PARTIL








1+ Something
(Extended)
(Status)

- 1 Structureal Hazards
- 2 Data Hazands
- 3 Control Hazordy


PIPE LINE-STAGES.



PIPE LINE-STAGES.



PIPE LINE-STAGES.







	1	2	3	4	5	6	7	8	9	10	\mathbf{n}	12	13	14
Instruction 1	FI	DI	со	FO	EI	wo								
Instruction 2		FI	DI	со	FO	EI	wo							
Instruction 3			FI	DI	со	FO	EI	wo						
Instruction 4				FI	DI	со	FO	EI	wo					
Instruction 5					FI	DI	со	FO	EI	wo				
Instruction 6						FI	DI	со	FO	EI	wo			
Instruction 7							FI	DI	co	FO	EI	wo		
Instruction 8								FI	DI	со	FO	EI	wo	
Instruction 9									FI	DI	со	FO	EI	wo

Timing Diagram for Instruction pipeline operation



Stages May be Varying.

Like Sometimes 2 Stage

4 Stage

5 Stage

6 Stoge

etc

given in a guestion.


Additional Stages



- Fetch Instruction (FI)
- Read the next expected Instruction into a buffer.
- Decode Instruction (DI)
- Determine the opcode and the operand specifiers.
- Calculate operands(CO)
 - Calculate the effective address of each source operand.
- This may involve displacement, register indirect or other forms of address calculations.

- Fetch Operands(FO)
 - Fetch each operand from memory.
 - Operands in register need not be fetched.
- Executed Instruction(EI)
 - Perform the indicated operation and store the result, if any, in the specified destination operand location
 - Write Operand(WO)
 - Store the result in memory

But we generally we use classical Pheline



RISC Pipeline: '55tage'

RISC MIPS Pipeline

5 Stage Pipeline

RISC PIPELINE



In The RISC Pipeline 5 Stages:

- 1. Instruction Fetch {IF Stage}
- 2. Instruction Decode ID Stage 1
- 3. Execute {EX Stage}
- 4. Memory Access {MA Stage} MA
- 5. Write Back {WB Stage} WB



RISC Pipeline

- O IF (Ingth Fetch).
- 2) ID Decode 4 Register Read)
- 3 EX
- (9) MA
- (5) WB.

RISC PIPELINE



- Instruction Fetch {IF Stage}: In this stage Instruction is fetched from Memory.
- 2. Instruction Decode(ID Stage): In this Stage 2 operation are performed:
 - (i) Decode the instruction (Decode & Register Read) (ii) Operand loading(fetching) from the register file.
- (ii) Operand loading(fetching) from the register file. This stage also contain comparator circuit to evaluate the branch condition.

RISC PIPELINE





- 3. Execute {EX Stage}: In this stage Data Processing (ALU Operations) are performed
- Memory Access {MA Stage}: In this Stage Operand (Data) will be accessed from memory(load or store).
- 5. Write Back {WB Stage}: In this stage Register write (Operand storing into reg. file) operation performed.

Additional Stages



- ☐ Fetch Instruction (FI)
- Read the next expected Instruction into a buffer.
- Decode Instruction (DI)
- Determine the opcode and the operand specifiers.
- Calculate operands(CO)
- Calculate the effective address of each source operand.
- This may involve displacement, register indirect or other forms of address calculations.

- □ Fetch Operands(FO)
- Fetch each operand from memory.
- Operands in register need not be fetched.
- Executed Instruction(EI)
- Perform the indicated operation and store the result, if any, in the specified destination operand location
- ☐ Write Operand(WO)
- Store the result in memory





	1	2	3	4	5	6	7	8	9	10	\mathbf{n}	12	13	14
Instruction 1	FI	DI	со	FO	EI	wo								
Instruction 2		FI	DI	со	FO	EI	wo							
Instruction 3			FI	DI	со	FO	EI	wo						
Instruction 4				FI	DI	со	FO	EI	wo					
Instruction 5					FI	DI	со	FO	EI	wo				
Instruction 6						FI	DI	со	FO	EI	wo			
Instruction 7							FI	DI	co	FO	EI	wo		
Instruction 8								FI	DI	со	FO	EI	wo	
Instruction 9									FI	DI	со	FO	EI	wo

Timing Diagram for Instruction pipeline operation



Pibeline-Hazands

Pipeline Hazards



Occur when the Pipeline, or some portion of the pipeline must stall Because conditions Do not permit Continued execution

There are three Types of hazards:

- Resource
- Data
- Control

Also referred to as a Pipeline bubble

Hazards: is a Situation that Makes the Pipeline to Idle @ Stalls.

- 1) Structural Hazards (Resource Conflict)
- 2) Data Hazards. (Data operand)
- (3) Control Hazonds. (Branch Instruction).



In general, there are three major difficulties that cause the instruction pipeline to deviate from its normal operation.

- Resource conflicts caused by access to memory by two segments at the same time. Most of these conflicts can be resolved by using separate instruction and data memories.
- Data dependency conflicts arise when an instruction depends on the result of a previous instruction, but this result is not yet available.
- 3. Branch difficulties arise from branch and other instructions that change the value of PC.



Hazards/Dependencies In the pipeline



- Dependency is a major problem in the pipeline, causes extra cycle.
- Cycle in the pipeline without new input is called as extra cycle. Also named as



- \square When stall in present in the pipeline then CPI +1.
- There are 3 kinds as dependencies possible in the pipeline-
 - Structural dependency/ Structural Hazards
 - II. Data dependency/ Data Hazards
 - III. Control dependency/ Control Hazards

Hazards Meaning working.

5 Stage Pipeline.

Normal Execution

			CEY	CCZ	C (6	((7
(1): IF	ID	EX	MA	WB		
2)	IF	TD	EX	MA	WB	
						TF ID EX MA WB TF ID EX MA WB



Hazands Meaning Working.

I: ADD 8, 52 83; (8) E 52+63

I2: MUL 84 8, 85 84 E8, 485

5 Stage Pipeline.

Instruction Is Data Depandant on I

	CCI	CC2	CC3	CCY	CCS	C(6	((7
(T_1) :	TF	ID	EX	MA	WB		
(T2)		T F	(FD)	1////	111111		
			The second				
				Bubb	le E	ctoa c	ycle

Structural Dependency Hazards



Structural Dependency is created in the Pipeline When Two @ More Phase Require the Same Resource of the Same time of they are Not able to Run Simultaneously.

- · Structural Dependency is created in the Pipeline Due to Resource Conflict.
- · Resource May be Registery, functional Unit, ALU, Memory etc.

Instruction Fetch (IF) > MEM.

Instruction Fetch (IF) > MEM.

Instruction Fetch (IF) > MEM.

Execute (ALU)

Monning Access > (MEM).

Structural Dependency





T2:



CCI	CLS	CC3	cry	US	C 6	CCT	(CC4)
MEM	ID	EX	MEM	WB			In clock c
	MEM	TD	EX	MEM	WP		Both I
		MEM	ID	EX	MEM	WB	Ty Acce
			(MEM)				the Same
			7			T:	Momen

Resource Conflict

This Situation is called Regource Conflict so So. (I, 4 Fy) Not go for execution



So Here Both I & Iy Con not go for execution.

So keep Iy into the waiting Until the Resource become Available

This waiting Coepites Stalls Bubbles Extra cycle in the Pibeline.

Structural Dependency



	CCI	CCZ	CC3	Cly	us	C 6	CC7	1
Ti:	MEM	ID	EX	MEM	WB			
T2:		MEM	ID	EX	MEM			
T3:			MEM	ID	EX	MEM	MB	
Ty:				MEM	MEM	ME M	MEM	
				////(0	111/2	111/2		
			1		Stally	Bub	bles.	

Here I is occasing the Memory to Streethe Data. Ty is Accessing the Memory to Fetch the Instruction (I-Cache) (Irst Cache)
> Instruction CODE Memory [IM | CM] Memory Data Memory [DM]
(D-Oche) Data Cache

To Minimize the Stalls Due to Structural Debendency One Hondware Mk ism is used called as Renaming.

Renaming State the Divide the Memory into independent Module to Store the Instruction of Data Separately Called Instruction CODE Memory & Data Memory (DM) Respectively.

Structural Dependency



	CCI	CLS	CC3	Cly	us	C 6	CC7	1
Ti:	CM	ID	EX	DM.	WB			
T2:		CM	ID	EX	DM	WB		
Tz:			CM	ID	EX	DM	WB	
Ty:				CM	ID	EX	DM	WB
	Nho Stalls							



