

COMPUTER SCIENCE



Computer Organization and Architecture

ALU & Control unit

Lecture_01

Vijay Agarwal sir



An orange diamond-shaped sign with a black border, mounted on a white pole. The sign contains the text 'TOPICS TO BE COVERED' in black, bold, sans-serif capital letters.

**TOPICS
TO BE
COVERED**

A red diamond-shaped sign with a white border, mounted on the same pole as the orange sign. It contains the text '01' in white, bold, sans-serif font.

01

Micro Operation



- ✓ ① Introduction of COA
- ✓ ② Mic Instruction & AM's
- ✓ ③ Floating Point Representation.
- ④ Micro operation, Program, Data PATH, Control Unit



Micro operation, Micro
Program. Data Path, Control Unit

Micro operation.

Instruction cycle.

Subcycle.


✓ ① Fetch Cycle

✓ ② Execute Cycle

Decode

Execute.

Fetch cycle: To Fetch the Instⁿ from Memory to CPU (IR).



Working

Structure of Computer




Component of the Computer

① Memory

② CPU

③ I/O



Structure of Computer




CPU Org.

Registers

ALU

Control Unit

PC
MAR/AR
MBR
IR
AC
TR
SP
PSW (Flag Register)
General Purpose Register




MAR | AR : Connected to the Address line of the System Bus.

MBR | MDR | DR : Connected to the Data line of the System BUS.

System BUS : Which Provide the Communication between Major Component of the Computer (CPU, I/O, Memory).

Structure of Computer



Component of Computer



✓ 1. CPU , 2. Memory & 3. IO ✓

✓ Memory

✓ Register

✓ ALU

✓ Timing Signals, Control signals

Flags(PSW)

✓ Common BUS.

CPU

Registers

ALU

Control Unit

PC
MAR

MBR

IR

AC

TR

SP

PSW

GPR

Register : [Flip Flop] : Collection of bits | Sequence of bits stored in Flip-Flop.

→ Register is Temporary Storage.

Registers ⇒

LD	INC	CLR
----	-----	-----


→ Special Purpose Register [GPR]
→ General Purpose Register [SPR].

LD: Load

INC: Increment (Binary Counter)

CLR: Clear.

ALU : [Arithmetic & Logical Unit] → Hardware.
→ Perform Arithmetic & Logical operation, Comparison, Condition checking.
→ Perform Multiple type operation.



Control Unit

Timing Signal & Control Signal

Control Unit :: How & WHAT

Timing Signal: To execute the operation in Proper Sequence.

to Do.
[each & every thing]
Coordinate

eg

- ✓ ① Fetch
- ✓ ② Decode
- ✓ ③ Execute.

Fetch

T₁: PC → MAR

T₂: M[MAR] → Memory
Mem → MBR
MBR → IR.

eg Non Technical example

IV • Result

I • Enrollement (Registration)

III • Exam writing

II • Admit Card.

✓ T₁: Enrollement (Registration)

✓ T₂: Admit Card


✓ T₃: Exam writing

✓ T₄: Result.

Why Common BUS ?

⑧ If we have 16 Registers, 1 ALU, Memory, 1 PSW & 1 other Component
ie Total 20 Component.

$${}^{20}C_2 \Rightarrow \textcircled{200} + \text{Connections}$$



So the solution instead of using 200+ Connections,

Connect all Component to a Common Bus (Internal Bus).


But Only 2 Parts [2 Component] Can Communicate At a time.
(Which Part [Component] Communicate, for that Control Signal is Required).

Working of Register :

$R_A \rightarrow R_B$

4 Register R_A, R_B, R_C & R_D .

Each Register Size = 4bit



- (e) 4 Register A, B, C & D.
each Register size is 4 bits.

V.V.V. Imp

The Number of Multiplexer = Number of bits in the Register. ^(Size of Register)

Size of Multiplexer = Number of Registers.

- (e) 4 Registers & each Register size is 4 bits
then Number of Multiplexer = 4
Size of Multiplexer = $4 \times 1 = 4$

Q) If we have 32 Register & Each Register size is 8 bit then

Number of Multiplexer(mux) = 8 (#bits in the Register)

Size of mux = 32 (32x1) (Number of Register)

Note

If we have m Registers & each Register Size is 'N' bits then

$$\text{Number of MUX} = N(\text{\#bits in Register})$$

$$\text{Size of MUX} = M(M \times 1)(\text{\#Register}).$$

② 4 Register A, B, C & D.

each Register Size is 4 bits.

V.V.V.V.Dimp


The Number of Multiplexer = $\frac{\text{Size of Register}}{\text{Number of bits in the Register}}$

Size of multiplexer = Number of Registers.

(e) 4 Registers & each Register size is 4 bits

then Number of Multiplexer = 4

Size of multiplexer = $4 \times 1 = 4$



In &
out

~~Q.1~~ Multiplexer.

Q.2 Common bus


~~Q.3~~ Select lines.

Q.4 How DATA Transferred


4 multiplexers
then select line

2 Select line

S_1	S_0
0	0
0	1
1	0
1	1



Bus System for four registers



00 => A

01 => B

$$R_A \rightarrow R_B$$

Register A: 00 \Rightarrow '0'(A)

Function Table for Bus of Fig.

S_1	S_0	Register selected
0	0	A ($A_3 A_2 A_1 A_0$)
0	1	<u>B</u> ($B_3 B_2 B_1 B_0$)
1	0	C ($C_3 C_2 C_1 C_0$)
1	1	D ($D_3 D_2 D_1 D_0$)


Function Table for Bus of Fig.

S_1	S_0	Register selected
0	0	A
0	1	B
1	0	C
1	1	D

eg

$R_1 \rightarrow R_2$

R_{1out} R_{2in}



OUT
IN.

How Data is Transferred ?

Register A to Register B

$R_A \rightarrow R_B$

R_{Aout} R_{Bin}

R_{Aout} R_{Bin}

Process : Register A Content given to the MUX (Multiplexer),
MUX to Common Bus then
Common Bus to Load into Register B. $[R_B]$.

	S_1	S_0	
$(A_3 A_2 A_1 A_0)$	0	0	<u>A</u>
$(B_3 B_2 B_1 B_0)$	0	1	B
$(C_3 C_2 C_1 C_0)$	1	0	C
$(D_3 D_2 D_1 D_0)$	1	1	D

00 means input '0' will be select across all MUX.

01 means input '1' will be select across all MUX.


10 means input '2' will be select across all MUX.

11 means input '3' will be select across all MUX.


$$R_A \rightarrow R_B.$$

Select line $0 \quad 0 \Rightarrow A (A_3 A_2 A_1 A_0)$

Bus System for four registers




Step 2



Common BUS

R_B $I_n = 1$

Design a Small Computer



Basic computer registers and memory

$$4096 \times 16$$

$$2^{12} \times 16$$

$$\text{Address} = 12 \text{ bit}$$

$$\text{Data} = 16 \text{ bit}$$


Register:



Working of Common bus,
& other Components .

7 Component
3 Select line

memory ← $\frac{S_2 S_1 S_0}{1 \ 1 \ 1} [7]$
 Common Bus.




Fetch cycle
Read Control Signal
Load From memory
 $\frac{S_2 S_1 S_0}{1 \ 1 \ 1} \Rightarrow 7 \text{ (memory enabled)}$

In a Memory we have 'n' Location. (multiple location) which memory Address Content is load into BUS.



$\frac{S_2 S_1 S_0}{1 \ 1 \ 1} \Rightarrow 7 \text{ (memory)}$
 $0 \ 1 \ 0 = 2 \text{ (PC.)}$
 $1 \ 0 \ 1 = 5 \text{ (IR)}$






Basic computer registers connected to a common bus


Timing Signal



Example of control timing signals.



Control unit of basic computer



Flow chart for instruction cycle (initial configuration)




How Data is Transferred ?

Register A to Register B

TABLE 4-2 Function Table for Bus of Fig. 4-3

S_1	S_0	Register selected
0	0	<i>A</i>
0	1	<i>B</i>
1	0	<i>C</i>
1	1	<i>D</i>

Figure 4-3 Bus system for four registers.



Computer Design




Figure 5-3 Basic computer registers and memory.




Figure 5-4 Basic computer registers connected to a common bus.




Figure 5-6 Control unit of basic computer.




Figure 5-7 Example of control timing signals.




Figure 5-9 Flowchart for instruction cycle (initial configuration).

Register

ALU

Common Bus

Timing Signal & Control Signal

Register Working

ALU. DATA PATH



**THANK
YOU!**

