
COMPUTER SCIENCE



Computer Organization and Architecture

Cache Memory





Vijay Agarwal sir





Memory Access

Cache Memory



Memory Hierarchy.

Type of Access.

Average Access time Calculation

Locality of Reference (LOR)

GATE - Question.

Type of Calhe.

Types of Cache



1) Unified Cache: Instruction & Data both are placed in Same Cache.

2) Split Cache: This Cache logically Divide into two parts

(i) Instruction Cache [I - cache]

(ii) Data Cache [D-cache]

3) Multilevel Cache:





L₂ Cache Outer

Main Memory

Size
$$L_1 < L_2$$

Speed $L_1 > L_2$








- 4) Memory Organization.
- 2) Mapping Technique.
- 3) Replacement Algorithm.
- 4) Updating Technique.
- 5) Multi level cache.

Memory Organization





Memory organization

In the Couch Design. Data is townsferred from Main Memory to Cache Memory in the form of Blocks.

. So Both Memory [Main Memory & Cache Memory]
Must be organized Rased on Block Size.

Memory organization

So Main Mannony & Cache Memory are divided into Parts (equal Size Parts) Rosed on Block Size Called MM Block & CM Block (Number of Respectively.

mm Blocks = mm Size
Blocksize.

#CM Blocks = MSize Block Size.

Memory Organization





MM Size > CM Size.

Cache Memory:

Consider a 8 Byte Cache with 2 Byte Block Size then CM og as:

AFTER ORG.

Before on CM- 8Ryte BHE 000 001. <u> 200</u> (13th 2Byte 010 103 2Byk 011 113 100 113 2Byke 101 13 ПО 2Byk 13 IR Line

#CMLINES (#CMBlows) #CMLINE = 4


CMSize = 4x2 Byte

CMSize= 8 Byte

Cache Memory




Before & Abter the organization Cache Memory Capacity is same but Internal Structure is Different.



Main Memory

Consider a main mornary of 16 Byte With Po Block Size of 2 Byte. He mm of Shown as:



AFTER OB MM Size = #Block x Block > 8 x 2 Byte MM Size = 16 Byte.

Main Memory



Belowe 2 After the organization Main Memory Capacity is same but Internal structure is Different Now Physical Address interpreted as:

TAG WORDIROCK

TAG WORDIROCK

OFFSET

Number of main word Address in noming Blocks

a Block

log_287

Lylog_2 Block Size

Lylog_2 Jbit




Consider a Cache memory which is Indexed with 16 bit address, organized into 32 byte block size & physical address is 32 bits.



(iii)

6-5=1



(Q) 32 Byte is given then How write 5 bit?

log_32] 29 = 32 27 - 25 n= 5 bit

Consider a system MM = 256MB, Cache = 128KB & Block size = 512 Byte then



LINES?

#MM Blocks

L.O & W.O Format

TAG & W.O Format

Mapping



The process of transfer the Data from Main Memory to Cache

Memory is called mapping. There are 3 Type of Mapping

Technique

- 1) Direct Mapping
- 2) Set Associative Mapping
- 3) Fully Associative Mapping

MMSize > cm size. **Memory Organization** Block Size. 16Byte 8 Byte 2 Byte Main CPU Cache Memory words Blocks CRAZULA -O.W W.O 264 TPIT Sbit 161 00 28 28 010 23 01 23 10 28 23 2B. CM. ab TAG=36i



011 1:2 184K

Mapping Function



- Because there are fewer cache lines than main memory blocks, an algorithm, is needed for mapping main memory blocks into cache lines.
- Three techniques can be used:

Direct

- The simplest technique
- Maps each block of main memory into only one possible cache lines.

(2)

Associative

- permits each main memory block to be loaded into any line of the cache.
- The cache control logic interprets a memory address simply as a Tag a word field
- To determine whether a block is in the cache, the cache control logic must simultaneously examine every line's Tag for a match

(3)

Set Associative

 A compromise that exhibits the strength of both the direct and associative approaches while reducing their disadvantage.

Direct Mapping:

Cache Controller Interpret the Physical address as:

This TAGIS Dibberent.


Brown the Previous.

TAG LINE WORD OFFSET OFFSET

Direct Mapping



In this Direct Cache Controller interprets the CPU generated Request as follows:





Word Offset = $log_2(Block Size)$

$$\# LINE = \frac{CM \text{ Size}}{BLOCK \text{ Size}}$$

LINE Offset = $log_2(\#LINE)$

TAG = Physical Address - (Line offset + Word offset)

TAG Memory Size = #LINE's × Tag bits (Depend on the mapping technique)





Consider a Direct Mapping if the size of Cache memory is 512KB

& Main Memory 512 B & Cache line size (Block) is 64KB the calculate the number of bit required for

(v) #LINES(8) (vi) TAG Memory Size. (806i+)

The Menny Size = #Lines X Tay bits = 8 x 10 = 80 bits





Consider a Direct Mapping if the size of Cache memory is 512KB



& Main Memory 512 B & Cache line size (Block) is 64KB the

calculate the number of bit required for


TAG Memory Size: #LINES X Tagloit => 8×10 - 80 Lits Am



Consider a Direct Mapping, Cache size = 64 byte, Line Size = 80らいいこ3bit

Byte. MM = 256 Byte then #bits for P.A, TAG, L.O, W.O Tag 864

memory size?



log Memory Size = #LINES X Tag bits





Consider a Direct Mapping, Cache size = 128 KB, Line Size = 64

Byte. Main Memory is 1MB then what is the line number of physical address (ABCDE) $_{16}$?




Consider a machine with a byte addressable main memory of 2²⁰ bytes, block size pf 16 bytes and a direct mapped cache having 2¹² cache lines. Let the addresses of two consecutive bytes in main memory be (E201F)₁₆ and (E2020)₁₆. What are the tag and cache line address (in hex) for main memory address (E201F)₁₆?

(a) E, 201 (b) F, 201 (c) E, E20 (d) 2, 01F

[GATE-2015]



Consider a machine with a byte addressable main memory of 2³² bytes divided into blocks of size 32 bytes. Assume that a direct mapped cache having 512 cache lines is used with this machine. The size of the tag field in bits is 180 Acceptable.



$$TAG = 32 - (9+5)$$

$$= 32 - 14$$

$$= 18 \text{ bits My}$$

1) Direct Mapping



In this Technique mapping function is used to transfer the data from Main Memory to Cache Memory. The Mapping Function is


(0r)

K MOD N = i

K: MM Block No.


N: # of Cache Line

i: CM Line Number




$$0 \text{ MOD } 4 = 0$$
 CM
 $1 \text{ MOD } 4 = 1$ B₀ & B₄: LINE 0
 $2 \text{ MOD } 4 = 2$ B₄ & B₅: LINE 1
 $3 \text{ MOD } 4 = 3$ B₂ & B₆: LINE 2
 $4 \text{ MOD } 4 = 0$ B₃ & B₇: LINE 3
 $5 \text{ MOD } 4 = 1$
 $6 \text{ MOD } 4 = 2$
 $7 \text{ MOD } 4 = 3$















Direct Mapping

CM LINE

TAG LINE

0 00

 $B_{0_{\left[0000\right]}}$

$$K MOD N = i$$

$$0 MOD 4 = '0'$$

LINE '0'

TAG LINE

1 11

B_{7[111]}

$$K MOD N = i$$
 $7 MOD 4 = '3'$

LINE '3'



Depends
On the
Mapping
technique

$$\frac{\text{Tag Memory}}{\text{Size}} = 4 \times 1 = 4 \text{ bits}$$

Consider the following program



 I_1 : MOV r_0 [0000]

I₂: MOV r₁ [1000]

 I_3 : ADD r_0r_1

2) Set Associative Cache



SET associative cache controller, Interpreter the CPU generated request as follows:

Physical Address

$$\#lines = \frac{CM \, Size}{Block \, Size}$$

$$\#SETS = \frac{\#Lines}{N-way}$$

SET OFFSET =
$$log_2$$
 #SETS

$$TAG = Physical address - (S.O + W.O)$$



Consider a 2-way set associative if the size of cache memory is 512KB & Main Memory 512MB & Cache line size is 64KB then calculate the Number of bit Required for

Pw

1. (i) P.A

(ii) TAG

(iii) L.O


(iv) W.0

(2) #lines (3) TAG memory size



Consider a 2-way set associative Cache Size = 256 KB, Line size = 32 Byte, MM = 1MB, then what is the set number of Physical address (ABCDE)₁₆?

Q.



- (a) (k mod m) of the cache
- (b) (k mod c) of the cache
- (c) (k mod 2 c) of the cache
- (d) (k mod 2 cm) of the cache



Consider a 4-way set associative cache consisting of 128 lines with a line size of 64 words. The CPU generates a 20-bit address of a word in main memory. The number of bits in the TAG, SET and WORD fields are respectively.

(a) 9, 6, 5 (b) 7, 7, 6 (c) 7, 5, 8 (d) 9, 5, 6

[GATE - 2007]



[Common Data for this and next question]



Consider a computer with a 4-way set-associative mapped cache of the following characteristics; a total of 1 MB of main memory, a word size of 1 Byte; a block size of 128 words and a cache size of 8 KB.

The number of bits in the TAG, SET and WORD fields, respectively are:

- (a) 7, 6, 7 (b) 8, 5, 7 (c) 8, 6, 6 (d) 9, 4, 7



[Common Data]



Consider a computer with a 4-way set-associative mapped cache of the following characteristics; a total of 1 MB of main memory, a word size of 1 Byte; a block size of 128 words and a cache size of 8 KB.

While accessing the memory location 0C795H by the CPU, the contents of the TAG field of the corresponding cache line is

(a) 000011000

(b) 110001111

(c) 00011000

(d) 110010101

[GATE - 2008]



A 4-way set-associative cache memory unit with a capacity of 16KB is built using a block size of 8 words. The word length is 32 bits. The size of the physical address space is 4 GB. The number of bits for the TAG filed is

[GATE - 2014]

