

# COMPUTER SCIENCE

## Computer Organization and Architecture

### ALU & Control unit

Lecture\_02



Vijay Agarwal sir





TOPICS  
TO BE  
COVERED

o1

Micro Operation

Micro operation.

Component of Computer (CPU, I/O Memory)

CPU org.




[Control Signal & Timing Signal]

## ① Registers (Flip Flops)

$\varphi$  PC CLR

## ② ALU



### ③ Timing Signal, Control Signals

Q Why Common Bus is Needed ?

20 Component [ 16 Registers, 1 ALU, 1 Memory, 1 PSWF ]  
other

200+ Connection Required

Instead of Using 200+ Connection Use Common (Internal)  
But Only Parts Communicate at a time, Which Component Communicate  
Done by Control Signal.

## Working of Register ?

$R_A \rightarrow R_B$  ;  $R_{A\text{out}} = R_{B\text{in}}$

① Multiplexer

② Select line

③ Common Bus

④ Control Signal

⑤ Timing Signal.

Multiplexer (Mux) : Many into 1.

# Multiplexer = Size of Registers (# bits in Register)

Size of Mux = # Register.

③ 32 Registers & each Register is 8 bit

# MUX = 8

size of MUX = 32 [32x1]

4 Registers ( $R_A, R_B, R_C, R_D$ ), each Register  
Size 4 bits

$$\# \text{MUX} = 4$$

$$\text{Size of MUX} = 4 \times 1 [4]$$

② Select line  $[S_1 \ S_0]$ 


$(A_3 \ A_2 \ A_1 \ A_0)$        $\frac{S_1 \ S_0}{0 \ 0} \rightarrow A$  (input '0' will be select across all mux)  
 $(B_3 \ B_2 \ B_1 \ B_0)$        $0 \ 1 \rightarrow B$   
 $(C_3 \ C_2 \ C_1 \ C_0)$        $1 \ 0 \rightarrow C$   
 $(D_3 \ D_2 \ D_1 \ D_0)$        $1 \ 1 \rightarrow D$

$R_A \rightarrow R_B$  $R_A \text{ to } R_B \quad ; \quad R_{A\text{out}} \quad R_{B\text{in}}$  $00 \Rightarrow A$ 

$R_{out}$  set to 1 then Register A to MUX,  
MUX to Common Bus then  
Common Bus to load to  $R_B$  ( $R_{B\text{in}} = 1$ )

# Structure of Computer

P  
W



# Component of Computer

1. CPU , 2. Memory & 3. IO

Memory


Register

ALU

Timing Signals, Control signals

Flags(PSW)

### Bus System for four registers



Function Table for Bus of Fig.

$S_1$	$S_0$	Register selected
0	0	A
0	1	B
1	0	C
1	1	D


# How Data is Transferred ?

Register A to Register B

$R_A \rightarrow R_B$


Bus System for four registers

*SRbL*



### Bus System for four registers

*Step 2*



## Q) Why Rout & Rin is Needed ?

Soln

Register output Connected to the MUX

then MUX to Common Bus

then Common Bus to Respective Register

Process

When Rout is set to 1 then that Respective Register Content (Data) load into the MUX (Multiplexer). then MUX to Common Bus, & Here Common Bus is Connected to All Registers, Then the Register which having Rin is set to 1 in that Respective Register Bus Content is loaded in that Register.

$R_A \rightarrow R_B$

$R_A$  to  $R_B$  ;  $R_{A\text{out}}, R_{B\text{in}}$


$R_{A\text{out}} = L$  Content of Register A loaded into Mux

then MUX to Common Bus

Now  $R_{B\text{in}} = L$  then Content of Bus load into Register  $R_B$ .

# Design a Small Computer

P  
W





4096 × 16


$2^{12} \times 16$  bit

Address = 12 bit



Data line = 16 bit

Basic computer registers and memory






Basic computer registers connected to a common bus



Example of control timing signals.



Control unit of basic computer





Figure 4-3 Bus system for four registers.




**TABLE 4-2** Function Table for Bus of Fig. 4-3

$S_1$	$S_0$	Register selected
0	0	<i>A</i>
0	1	<i>B</i>
1	0	<i>C</i>
1	1	<i>D</i>

# How Data is Transferred ?

Register A to Register B

Figure 4-3 Bus system for four registers.



# Computer Design




Figure 5-3 Basic computer registers and memory.




Figure 5-4 Basic computer registers connected to a common bus.




Figure 5-6 Control unit of basic computer.





Figure 5-7 Example of control timing signals.



Micro operation.

Working  
DATA PATH.  
( $R_A$  to  $R_B$ )


## ALU, Datapath & Control Unit

- ❑ Micro Instruction
- ❑ Micro Program
- ❑ Control Unit Design

# Structure of Computer

## Component of the Computer

- ① Memory
- ② CPU
- ③ I/O.



# Component of Computer

1. CPU , 2. Memory & 3. IO

- ✓ Memory
- ✓ ALU
- ✓ Register
- ✓ Timing Signals, Control signals
- ✓ Flags(PSW)

• Common Bus

• Multiplexer .

MAR | AR [Memory Address Register]: It contain Address of memory location.

It is Connected to the Address Line (AL) of the System BUS.

MBR | MDR | DR [Memory Data Register]: It contain Memory Content (Instruction & DATA).


It is Connected to the Data Line (DL) of the System BUS.

Instruction Register (IR): Contain the Instruction Currently being executed by CPU.

# Structure of Computer

P  
W

PC  
MAR  
MBR  
IR  
AC  
TR  
SP  
PSW  
GPR



• In the Processor some general purpose & some special purpose register


are available. All the register are connected to a common path called Data Path (Bus). Common Internal Bus. Data Path is collection of functional units(ALU & MUX..)

Every Register has 2 switch Rin & Rout       $R_{in}$ ,  $R_{out}$

$R_{in}$ :  $R_{in}$  is set to 1, if the content of the bus loaded into Register  $R_i$ .

$R_{out}$ :  $R_{out}$  is set to 1, the content from the register  $R_i$  will be placed on bus.


DATA PATH: ALU, MUX , Register  
& other Component  
How they process , Path  
for Processing.



# Structure of Computer


P  
W

MARin  
MARout  
TRin, TRout



## Micro operation.

- ① Fetch cycle: To Fetch the Instruction from Memory to CPU.  
MEM to CPU (IR).



Micro operation in Fetch cycle:

$\text{PC} \rightarrow \text{MAR}$  ;  $\text{PCout} \xrightarrow{\quad} \text{MARin}$   
 $\text{MAR} \rightarrow \text{Memory}$   
 $\text{Memory} \rightarrow \text{MBR}$   
 $\text{MBR} \rightarrow \text{IR}$

Computer

Program

Instruction

Instruction Cycle ( Fetch & Execute).

Micro operation

# Micro Operations

The functional, or atomic, operations of a processor

- Series of steps, each of which involves the processor registers
- Micro refers to the fact that each step is very simple and accomplishes very little
- The execution of a program consists of the sequential execution of instructions

Each instruction is executed during an instruction cycle made up of shorter sub cycles (fetch, indirect, execute, interrupt)

The execution of each sub cycle involves one or more shorter operations (micro-operations)

# Micro Operation

- Micro Operation is a elementary operation in the Hardware

Example: Register to register transfer operation is a one kind of micro operation.

- Micro operation Consume 1 cycle to complete the execution.
- Control Signal are required to execute the micro operation.




Machine Instruction: MOV r<sub>0</sub>, r<sub>1</sub>


RTL (Register Transfer Language):

$r_0 \leftarrow r_1$


Micro operation: T<sub>1</sub>: r<sub>1</sub>out    r<sub>0</sub>in

$\delta_{Lout}$   $\delta_{0in}$





Constituent Elements of a Program Execution




## BASIC INSTRUCTION CYCLE

# Micro Program ( $\mu$ - Program)

- Sequence of Micro operation [ $\mu$  operation] to perform

Some operation in the Hardware level is called microprogram.

Collection [sequence] of Micro Operation  
is Called Micro Program .



Micro operation in Fetch cycle.

$\underline{\text{PC} \rightarrow \text{MAR}}$ ;  $\underline{\text{P}\text{Cout}}$   $\underline{\text{M}\text{ARin}}$   
 $\text{MAR} \rightarrow \text{Memory}$   
 $\text{Memory} \rightarrow \underline{\text{M}\text{BR}}$   
 $\text{M}\text{BR} \rightarrow \underline{\text{I}\text{R}}$

Memory to CPU(IR)

# ① The Fetch Cycle

- Occurs at the beginning of each instruction cycle and causes an instruction to be fetched from memory

Four registers are involved:


- ① Memory Address Register (MAR)
  - Connected to address bus
  - Specifies address for read or write operation
- ② Memory Buffer Register (MBR)
  - Connected to data bus
  - Holds data to write or last data read
- ③ Program Counter (PC)
  - Holds address of next instruction to be fetched
- ④ Instruction Register (IR)
  - Holds last instruction fetched

# Instruction Cycle


(1) Fetch Cycle: Instruction Fetch.

Hardware Design(H/W Design)

AL: Address Line  
DL: Data Line  
CL: Control Line



- ~~T<sub>1</sub>~~: PC → MAR ;      PC<sub>out</sub>    MAR<sub>in</sub>
- ~~T<sub>2</sub>~~: M[MAR] → MBR ;      MAR<sub>out</sub>, MBR<sub>in</sub>  
PC + Δ → PC ;      PC<sub>out</sub>, PC<sub>In</sub>.
- ~~T<sub>3</sub>~~: MBR → IR :      MBR<sub>out</sub>    IR<sub>in</sub>



## Microprogram :

- (T<sub>1</sub>): PC → MAR ;      PC<sub>out</sub>    MAR<sub>in</sub>
- (T<sub>2</sub>): M[MAR] → MBR ;      MAR<sub>out</sub>, MBR<sub>in</sub>  
PC + 1 → PC ;      PC<sub>out</sub>    PC<sub>in</sub>.
- (T<sub>3</sub>): MBR → IR ;      MBR<sub>out</sub>    IR<sub>in</sub>

# Microprogram

T1: PC → MAR;

PC<sub>out</sub>    MAR<sub>in</sub>

T2: M[MAR] → MBR;

MAR<sub>out</sub>    MBR<sub>in</sub> } System Bus

PC + I → PC

PC<sub>out</sub>    PC<sub>in</sub> } Local Bus

Increment

T3: MBR → IR

MBR<sub>out</sub>    IR<sub>in</sub>

P  
W

tMAR	
MBR	
PC	<u>0000000001100100</u> <u>0 0 G 4</u>
IR	
AC	

(a) Beginning (before  $t_1$ )

MAR	<u>0000000001100100</u>
MBR	
PC	<u>0000000001100100</u>
IR	
AC	

(b) After first step

MAR	0000000001100100
MBR	<u>0001000000100000</u> <u>1 0 2 0 H</u>
PC	0000000001100101
IR	
AC	


(c) After second step

MAR	0000000001100100
MBR	0001000000100000
PC	0000000001100101
IR	<u>0001000000100000</u> <u>0064</u>
AC	

(d) After third step

Mem to CPU (IR)

### Sequence of events, fetch cycle



## Rules for Micro Operations Grouping

① Proper sequence must be followed

- $\text{MAR} \leftarrow (\text{PC})$  must precede  $\text{MBR} \leftarrow (\text{memory})$

② Conflicts must be avoided

- Must not read and write same register at same time

- $\text{MBR} \leftarrow (\text{memory})$  and  $\text{IR} \leftarrow (\text{MBR})$  must not be in same cycle

(Note) If Different Components, then Perform in Same Cycle.

(eg)  $T_2: m(\text{MAR}) \rightarrow \text{MBR}$  &  $\text{PC} + \text{Increment} \rightarrow \text{PC}$ .


$T_1: \text{PC} \rightarrow \text{MAR}$

$T_2: m(\text{MAR}) \rightarrow \text{MBR}$   
 $\text{PC} \rightarrow I \rightarrow \text{PC}$

$T_3: \text{MBR} \rightarrow \text{IR}$

# Structure of Computer

P  
W



At the end of Fetch cycle Instruction is loaded in to DR Register.



Assume .

① I<sub>D</sub>: LOAD [4000]

DR

- Execute Cycle:
- ① Decode the Instruction (WHAT opcode , How Many operand,  
WHERE operand are available etc)
  - ② Operand Address Calculation
  - ③ Operand Fetch with the Help of Addressing Mode .
  - ④ Data Processing
  - ⑤ Result Storage .

$T_1$  :

LOAD [4000]




Decoder

LOAD | AF  
4000

Memory Read : Direct AM.

$AC \leftarrow M[4000]$



Op<sub>i</sub>:  
IR

LOAD | @4000


Memory Indirect AM

100

4000

100

ADD|MUL|JMP | Address  
OPCODE Address



## Execute Cycle

- ❑ Because of the variety of opcodes, there are a number of different sequences of micro-operations that can occur.
- ❑ Instruction decoding
  - ❖ The control unit examines the opcode and generates a sequence of micro-operations based on the value of the opcode
- ❑ A simplified add instruction:
  - ❖ ADD R1, X (which adds the contents of the location X to register R1 )
    - (i) In the first step the address portion of the IR is loaded into the MAR
    - (ii) Then the referenced memory location is read
    - (iii) Finally the contents of R1 and MBR are added by the ALU
    - (iv) Additional micro-operations may be required to extract the register reference from the IR and perhaps to stage the ALU inputs or outputs in some intermediate registers

LOAD

Memory Read

$AC \leftarrow M[x]$

STORE

Memory write

$M[x] \leftarrow AC$

# Execute Cycle

- (a) ID Stage: Enable the Hardwire to perform the operation  
(Instruction Decode)
- (b) OF Stage: AM's (addressing mode) are required to access.  
(Operand Fetch)


Example:

Direct AM


Memory Read

LOAD [4000]  
 $AC \leftarrow m[4000]$

LOAD [4000]




Execute Cycle



LOAD [4000]  
ACC  $\leftarrow M[4000]$ .

IR(AF)  $\rightarrow$  MAR  
M(MAR)  $\rightarrow$  Memory  
Memory  $\rightarrow$  MBR  
MBR  $\rightarrow$  AC.

# Hardware Design



Microprogram:

T1:	IR(Address field) $\rightarrow$ MAR:	$IR_{out}$	$MAR_{in}$
T2:	$M[MAR] \rightarrow MBR:$	$MAR_{out}$	$MBR_{in}$
T3:	$MBR \rightarrow AC/ALU$	$MBR_{out}$	$AC_{in}/ALU_{in}$



## Memory Indirect


LOAD	@ 4000.
------	---------



Address of Effective  
Address [EA]

Execute Cycle



LOAD @4000  
AC ← [4000]



## Example: Indirect AM

Load @4000

$AC \leftarrow M[4000]$



# Microprogram.

- $T_1 : IR(AF) \rightarrow MAR ; \quad IR_{out} \quad MAR_{in}$
- $T_2 : m(MAR) \rightarrow MBR(EA) ; \quad MAR_{out} \quad MBR_{in}$
- $T_3 : MBR \rightarrow MAR ; \quad MBR_{out} \quad MAR_{in}$
- $T_4 : m(MAR) \rightarrow MBR ; \quad MAR_{out} \quad MBR_{in}$
- $T_5 : MBR \rightarrow AC ; \quad MBR_{in} \quad AC_{in}$

LOAD @4000.

# Microprogram:

- |                                     |                    |                                     |
|-------------------------------------|--------------------|-------------------------------------|
| T <sub>1</sub> : IR[Address] → MAR: | IR <sub>out</sub>  | MAR <sub>in</sub>                   |
| T <sub>2</sub> : M[MAR] → MBR(EA):  | MAR <sub>out</sub> | MBR <sub>in</sub>                   |
| T <sub>3</sub> : MBR → MAR:         | MBR <sub>out</sub> | MAR <sub>in</sub>                   |
| T <sub>4</sub> : M[MAR] → MBR:      | MAR <sub>out</sub> | MBR <sub>in</sub>                   |
| T <sub>5</sub> : MBR → AC/ALU:      | MBR <sub>out</sub> | AC <sub>in</sub> /ALU <sub>in</sub> |

Memory Write


STORE [6000]

$m[6000] \leftarrow AC$

P  
W


STORE	6000
-------	------

$m[6000] \leftarrow AC$



## Example:

Memory write



Micro Program

T<sub>1</sub>: AC → MBR:

AC<sub>out</sub>      MBR<sub>in</sub>


T<sub>2</sub>: IR(Address) → MAR

IR<sub>out</sub>      MAR<sub>in</sub>

T<sub>3</sub>: MBR → M[MAR]

MBR<sub>out</sub>      MAR<sub>in</sub>

Interrupt cycle.




Instruction cycle with Interrupts

## Interrupt cycle:


- At the completion of the execute cycle, a test is made to determine whether any enabled interrupts have occurred, and if so, the interrupt cycle occurs
- The nature of this cycle varies greatly from one machine to another
- In a simple sequence of events:
  - ❖ In the first step the contents of the PC are transferred to the MBR so that they can be saved for return from the interrupt
  - ❖ Then the MAR is loaded with the address at which the contents of the PC are to be saved, and the PC is loaded with the address of the start of the interrupt processing routine
  - These two actions may each be a single micro-operation
  - Because most processors provide multiple types and/or levels of interrupts, it may take one or more additional micro-operations to obtain the Save Address and the Routine Address before they can be transferred to the MAR and PC respectively
  - ❖ Once this is done, the final step is to store the MBR, which contains the old value of the PC, into memory
  - ❖ The processor is now ready to begin the next instruction cycle

## Interrupt cycle:

Whenever Interrupt occur after the completion of current Instruction execution interrupt will be serviced.



# Hardware Design



# Microprogram $\mu$ Program

- T1: PC  $\rightarrow$  MBR
- T2: SP  $\rightarrow$  MAR
- T3: MBR  $\rightarrow$  M[MAR]: System Bus

Vector Address  $\rightarrow$  PC: Local Bus

**THANK  
YOU!**

