

# COMPUTER SCIENCE



## Computer Organization and Architecture

### Cache Memory

Lecture\_03

Vijay Agarwal sir





**TOPICS  
TO BE  
COVERED**

**o1**

**Memory Access**

**o2**

**Cache Memory**

Memory Hierarchy.

Type of Access.

Average Access time Calculation

Locality of Reference (LOR).

GATE - Question.

Type of Cache.




# Types of Cache

- 1) Unified Cache: Instruction & Data both are placed in Same Cache.
- 2) Split Cache: This Cache logically Divide into two parts
  - (i) Instruction Cache [I - cache]
  - (ii) Data Cache [D- cache]
- 3) Multilevel Cache:



Size  $L_1 < L_2$   
Speed  $L_1 > L_2$





### Basic element of Cache Design.

- ✓ ① Memory Organization.
- ✓ ② Mapping Technique.
- ✓ ③ Replacement Algo.
- ✓ ④ Updating Technique.
- ✓ ⑤ Multi Level Cache.


$$MmSize > Cmsize.$$

- (i) Direct Mapping.
- (ii) Set Associative Mapping.
- (iii) Fully Associative Mapping.

already Done  
in OS. (Paging)



# Cache Memory



- ✓ 1) Memory Organization.
- ✓ 2) Mapping Technique.
- ✓ 3) Replacement Algorithm.
- ✓ 4) Updating Technique.
- ✓ 5) Multi level cache.

# Memory Organization





# Memory organization

In the Cache Design, Data is transferred from Main Memory to Cache Memory in the form of 'Blocks'.

- So Both Memory (Main Memory & Cache Memory) must be organized Based on Block Size.




# Memory organization

So Main Memory & Cache Memory are divided into Parts [equal size Parts] Based on Block Size Called MM Block & CM Block (Number of Lines) Respectively.

$$\# \text{MM Blocks} = \frac{\text{MM Size}}{\text{Block Size.}}$$

$$\# \text{CM Blocks} \text{ ( \# LINES ) } = \frac{\text{CM Size}}{\text{Block Size.}}$$

# Memory Organization




MM Size > CM size.



# Cache Memory:

Consider a 8Byte Cache with  
2Byte Block Size then CM org as:



$$\#CMLINE = \frac{CMSize}{BlockSize}$$
$$= \frac{8B}{2B} = 4$$

$$\#CMLINE = 4$$

$$CMSize = 4 \times 2Byte$$


$$CMSize = 8Byte$$

After Org



# Cache Memory

Before & After the organization Cache Memory Capacity is Same but Internal Structure is Different.





# Main Memory

Consider a main memory of 16 Byte with Block Size of 2 Byte. the mm is shown as:



AFTER ORG.

$$\# \text{ MM Blocks} = \frac{\text{mmSize}}{\text{Block Size}} = \frac{16\text{B}}{2\text{B}} = \underline{\underline{8}}$$

Before org

MM = 16 Byte

0000	1 Byte
0001	1B
0010	1B
0011	1B
0100	1B
0101	1B
0110	1B
0111	1 Byte
1000	1B
1001	1B
1010	1B
1011	
1100	
1101	
1110	
1111	1 Byte

Physical address = 4 bit

<u>000</u>	0	2B
<u>001</u>	0	2B
<u>010</u>	0	2B
<u>011</u>	0	2B
<u>100</u>	0	2B
<u>101</u>	0	2B
<u>110</u>	0	2B
<u>111</u>	0	2B

tag = 3 bit    Word OFFSET = 1 bit

AFTER org

$$\text{MM Size} = \# \text{Block} \times \text{Block Size}$$

$$\Rightarrow 8 \times 2 \text{ Byte}$$

$$\text{MM Size} = 16 \text{ Byte.}$$




# Main Memory



Before & After the Organization main memory Capacity is same but Internal structure is Different

Now Physical Address interpreted as:





Q.1



Consider a Cache memory which is Indexed with 16 bit address, organized into 32 byte block size & physical address is 32 bits.

- ✓ (i) # CM Block
- ✓ (ii) # MM Blocks
- ✓ (iii) CM Address format
- ✓ (iv) MM Address format

Sol<sup>n</sup> 1 Cache Index = 16 bit  $\Rightarrow$  CM Size =  $2^{16}$  Byte = 64 kByte

Block Size = 32 Byte  
Block / word offset =  $\lceil \log_2 32 \rceil$   
= 5 bit

Physical address = 32 bit  
MM Size =  $2^{32}$  Byte  $\Rightarrow 2^{30} \cdot 2^2$  B  
 $\Rightarrow$  4G Byte



$$(i) \#CM \text{ Block} = \frac{CM \text{ Size}}{\text{Block Size}}$$

$$\Rightarrow \frac{64KB}{32B} \text{ or } \frac{2^{16}B}{2^5B}$$


$$\Rightarrow 2^{11} \Rightarrow 2K$$

$$\#LINES = 2K$$

$$L.O = 11 \text{ bit} \quad (iv)$$

(iii)


$$16-5=11$$



$$(ii) \#MM \text{ Block} = \frac{MM \text{ Size}}{\text{Block Size}}$$

$$= \frac{4GB}{32B} \text{ or } \frac{2^{32}B}{2^5B}$$

$$\#MM \text{ Block} = 2^{27} \text{ Block} = 128M \text{ Block Ans}$$



$$TAG = 27 \text{ bit}$$

$$TAG = 32-5 = 27$$



Q

32 Byte is given then How write 5 bit?

$$\lceil \log_2 32 \rceil$$

$$\lceil \log_2 2^5 \rceil$$

↓

5 bit

$$2^n = 32$$

$$2^n = 2^5$$

$$n = 5 \text{ bit}$$



Q.

Consider a system MM = 256MB, Cache = 128KB & Block size = 512 Byte then



1) # LINES?

2) #MM Blocks

3) L.O & W.O Format

4) TAG & W.O Format


Soln

MM Size = 256MB  $\Rightarrow 2^{28}$  Byte

Cache Size = 128KB =  $2^{17}$  Byte

Block Size = 512B =  $2^9$  Byte  $\Rightarrow$  W.O = 9bit


$17-9=8$



8bit

9bit

#LINES =  $2^8 = 256$  lines



19bit

9bit

#MM Block =  $2^{19} = 512K$  Blocks



# Mapping


The process of transfer the Data from Main Memory to Cache  
Memory is called mapping. There are 3 Type of Mapping  
Technique

- 1) Direct Mapping
- 2) Set Associative Mapping
- 3) Fully Associative Mapping



# Memory Organization

$MMSize > CMSize$



00		2B
01		2B
10		2B
11		2B

CM.

000	0	2B	B <sub>0</sub>
001	0	2B	B <sub>1</sub>
010	0	2B	B <sub>2</sub>
011	0	2B	B <sub>3</sub>
100	0	2B	B <sub>4</sub>
101	0	2B	B <sub>5</sub>
110	0	2B	B <sub>6</sub>
111	0	2B	B <sub>7</sub>

TAG = 3 bit

0110: 1<sup>st</sup> Byte  
0111: 2<sup>nd</sup> Byte



# Mapping Function

- ❑ Because there are fewer cache lines than main memory blocks, an algorithm, is needed for mapping main memory blocks into cache lines.
- ❑ Three techniques can be used:

## ① Direct

- The simplest technique
- Maps each block of main memory into only one possible cache lines.

## ② Associative

- permits each main memory block to be loaded into any line of the cache.
- The cache control logic interprets a memory address simply as a Tag a word field
- To determine whether a block is in the cache, the cache control logic must simultaneously examine every line's Tag for a match

## ③ Set Associative

- A compromise that exhibits the strength of both the direct and associative approaches while reducing their disadvantage.



# Direct Mapping :

Cache Controller Interpret the Physical address as:

This TAG is Different  
from the Previous.



# Direct Mapping

In this Direct Cache Controller interprets the CPU generated Request as follows:

Physical address



$$\text{Word Offset} = \log_2(\text{Block Size})$$

$$\# \text{ LINE} = \frac{\text{CM Size}}{\text{BLOCK Size}}$$

$$\text{LINE Offset} = \log_2(\# \text{ LINE})$$

$$\text{TAG} = \text{Physical Address} - (\text{Line offset} + \text{Word offset})$$

$$\text{TAG Memory Size} = \# \text{ LINE's} \times \text{Tag bits (Depend on the mapping technique)}$$



Q.1



Consider a Direct Mapping if the size of Cache memory is 512KB & Main Memory 512MB & Cache line size (Block) is 64KB the calculate the number of bit required for

- (i) P.A (29) (ii) TAG (10) (iii) L.O (3) (iv) W.O (16)  
(v) #LINES (8) (vi) TAG Memory Size. (80bit)

$$\#LINES = \frac{CMSize}{BlockSize}$$

$$\Rightarrow \frac{512KB}{64KB} = \frac{2^{19}}{2^{16}}$$


$$= 8 \text{ Lines}$$

$$\text{Line offset} = 3 \text{ bit}$$

$$\text{Cache Size} = 512KB \Rightarrow 2^{19} \text{ Byte}$$

$$\text{MM Size} = 512MB = 2^{29} \text{ Byte} \Rightarrow \boxed{P.A = 29 \text{ bit}}$$

$$\text{Block Size} = 64KB \Rightarrow 2^{16} \text{ Byte} \Rightarrow \boxed{W.O = 16 \text{ bit}}$$





$$\begin{aligned}\text{TAG Memory Size} &= \# \text{ Lines} \times \text{Tag bits} \\ &\Rightarrow 8 \times 10 \\ &= 80 \text{ bits}\end{aligned}$$




Now  
Direct  
Approach.

Q.1



Consider a Direct Mapping if the size of Cache memory is 512KB & Main Memory 512MB & Cache line size (Block) is 64KB the calculate the number of bit required for

- (i) P.A. (29) (ii) TAG (10) (iii) L.O. (3) (iv) W.O. (16)  
(v) #LINES (8) (vi) TAG Memory Size. (80 bits)



$$\# \text{LINE} = \frac{\text{CM Size}}{\text{Block Size}}$$

$$\Rightarrow \frac{2^{19}}{2^{16}} = 2^3 \text{ Lines}$$

↓  
L.O. = 3 bit

$$\text{TAG Memory Size} = \# \text{LINES} \times \text{Tag bit}$$
$$\Rightarrow 8 \times 10 = 80 \text{ bits Any}$$



Q.2



Consider a Direct Mapping, Cache size = 64 byte, Line Size = 8 B

Byte. MM = 256 Byte then #bits for P.A, TAG, L.O, W.O Tag


W.O = 3 bit

memory size?

$$\# \text{LINE} = \frac{\text{CM Size}}{\text{B.S}}$$

$$\Rightarrow \frac{64 \text{ B}}{8 \text{ B}} = 8 \text{ Lines}$$

$$\Downarrow \\ \text{L.O} = 3 \text{ bit}$$



9 bit

$$\text{Tag Memory Size} = \# \text{LINES} \times \text{Tag bits}$$

$$\Rightarrow 8 \times 2$$

$$= 16 \text{ bit}$$



Consider a Direct Mapping, Cache size = 128 KB, Line Size = 64 Byte. Main Memory is 1MB then what is the line number of physical address  $(ABCDE)_{16}$ ?







Consider a machine with a byte addressable main memory of  $2^{20}$  bytes, block size of 16 bytes and a direct mapped cache having  $2^{12}$  cache lines. Let the addresses of two consecutive bytes in main memory be  $(E201F)_{16}$  and  $(E2020)_{16}$ . What are the tag and cache line address (in hex) for main memory address  $(E201F)_{16}$ ?

- (a) E, 201      (b) F, 201      (c) E, E20      (d) 2, 01F

[GATE-2015]




Q.



Consider a machine with a byte addressable main memory of  $2^{32}$  bytes divided into blocks of size 32 bytes. Assume that a direct mapped cache having 512 cache lines is used with this machine. The size of the tag field in bits is 18 Ans

[GATE - 2017]

$\rightarrow L.O = 9$



$$\begin{aligned} \text{TAG} &= 32 - (9 + 5) \\ &= 32 - 14 \\ &= 18 \text{ bits } \text{Ans} \end{aligned}$$



# 1) Direct Mapping

In this Technique mapping function is used to transfer the data from Main Memory to Cache Memory. The Mapping Function is

$$\text{Cache address} = \text{Main Memory request} \text{ MOD } \# \text{ CM LINES}$$


(Or)

$$K \text{ MOD } N = i$$

K: MM Block No.

N: # of Cache Line

i: CM Line Number



$$0 \text{ MOD } 4 = 0$$

$$1 \text{ MOD } 4 = 1$$

$$2 \text{ MOD } 4 = 2$$

$$3 \text{ MOD } 4 = 3$$

$$4 \text{ MOD } 4 = 0$$

$$5 \text{ MOD } 4 = 1$$

$$6 \text{ MOD } 4 = 2$$

$$7 \text{ MOD } 4 = 3$$

CM


$B_0$  &  $B_4$ : LINE 0


$B_4$  &  $B_5$ : LINE 1

$B_2$  &  $B_6$ : LINE 2

$B_3$  &  $B_7$ : LINE 3







**Direct Mapping**



MM Block

Direct Mapping

CM LINE

TAG LINE

0	00
---	----

$B_{0[000]}$

$$\begin{array}{l} K \text{ MOD } N = i \\ \hline 0 \text{ MOD } 4 = '0' \end{array}$$

LINE '0'

TAG LINE

1	11
---	----

$B_{7[111]}$

$$\begin{array}{l} K \text{ MOD } N = i \\ \hline 7 \text{ MOD } 4 = '3' \end{array}$$

LINE '3'

$$\text{Tag Memory Size} = \# \text{LINE's} \times \text{Tag bits}$$

Depends On the Mapping technique

In the above example: # LINE = 4  
 Tag bit = 1 bit  
 (Direct Mapping)

$$\text{Tag Memory Size} = 4 \times 1 = 4 \text{ bits}$$



Consider the following program


$I_1$ : MOV  $r_0$  [0000]

$I_2$ : MOV  $r_1$  [1000]

$I_3$ : ADD  $r_0r_1$

## 2) Set Associative Cache

SET associative cache controller, Interpreter the CPU generated request as follows:



$$\text{Word Offset} = \log_2 \text{Block Size} \quad \# \text{lines} = \frac{\text{CM Size}}{\text{Block Size}}$$

$$\# \text{SETS} = \frac{\# \text{Lines}}{\text{N-way}}$$

$$\text{SET OFFSET} = \log_2 \# \text{SETS}$$

$$\text{TAG} = \text{Physical address} - (\text{S.O} + \text{W.O})$$





Consider a 2-way set associative if the size of cache memory is 512KB & Main Memory 512MB & Cache line size is 64KB then calculate the Number of bit Required for

1. (i) P.A                      (ii) TAG                      (iii) L.O                      (iv) W.O  
(2) #lines                      (3) TAG memory size



Consider a 2-way set associative Cache Size = 256 KB, Line size = 32 Byte, MM = 1MB, then what is the set number of Physical address  $(ABCDE)_{16}$ ?





**Q.**

The main memory of a computer has  $2^m$  blocks while the cache has  $2^c$  blocks. If the cache uses the set associative mapping scheme with 2 blocks per set, then block  $k$  of the main memory maps to the set.

[GATE - 1999]

- (a)  $(k \bmod m)$  of the cache
- (b)  $(k \bmod c)$  of the cache
- (c)  $(k \bmod 2^c)$  of the cache
- (d)  $(k \bmod 2^m)$  of the cache



Consider a 4-way set associative cache consisting of 128 lines with a line size of 64 words. The CPU generates a 20-bit address of a word in main memory. The number of bits in the TAG, SET and WORD fields are respectively.

- (a) 9, 6, 5      (b) 7, 7, 6      (c) 7, 5, 8      (d) 9, 5, 6

[GATE - 2007]





[Common Data for this and next question]

Consider a computer with a 4-way set-associative mapped cache of the following characteristics; a total of 1 MB of main memory, a word size of 1 Byte; a block size of 128 words and a cache size of 8 KB.

The number of bits in the TAG, SET and WORD fields, respectively are:

- (a) 7, 6, 7      (b) 8, 5, 7      (c) 8, 6, 6      (d) 9, 4, 7



[Common Data]

Consider a computer with a 4-way set-associative mapped cache of the following characteristics; a total of 1 MB of main memory, a word size of 1 Byte; a block size of 128 words and a cache size of 8 KB.

While accessing the memory location 0C795H by the CPU, the contents of the TAG field of the corresponding cache line is

(a) 000011000

(b) 110001111

(c) 00011000

(d) 110010101

[GATE – 2008]





A 4-way set-associative cache memory unit with a capacity of 16KB is built using a block size of 8 words. The word length is 32 bits. The size of the physical address space is 4 GB. The number of bits for the TAG field is



[GATE - 2014]



**THANK  
YOU!**

