

COMPUTER SCIENCE



Computer Organization and Architecture

Machine Instruction and Addressing Modes

Lecture_02

Vijay Agarwal sir



**TOPICS
TO BE
COVERED**

o1


Machine Instruction

o2


Instruction Set Architecture

Introduction of COA

Instruction



Instruction Format



OPCODE (Mnemonics) \Rightarrow operational Code

↳ Type of operations.

n bit opcode can perform 2^n operation/Instruction

A.F = n bit $\Rightarrow 2^n$ memory Capacity

Instruction Representation

- ❑ Opcodes are represented by abbreviations called **mnemonics**
- ❑ Examples includes:

❖ ADD	Add
❖ SUB	Subtract
❖ MUL	Multiply
❖ DIV	Divide
❖ LOAD(LD)	Load data from memory
❖ STORE(ST)	Store data to memory
- ❑ Operands are also represented symbolically
- ❑ Each symbolic opcode has a fixed binary representation

Instruction Format



ALU operation

↓↓

MUL
⊗
ADD

Destination

Source 1

Source 2.

Instruction Format



3AI/3AF

OP	AF ₁	AF ₂	AF ₃
----	-----------------	-----------------	-----------------

 $\overset{\text{OP}}{\downarrow} \text{ADD } R_1 R_2 R_3; \quad R_1 \leftarrow R_2 + R_3$ $\overset{\text{OPCODE}}{\downarrow}$

2AI/2AF

OP	AF ₁	AF ₂
----	-----------------	-----------------

 $\text{ADD } R_1 R_2; \quad R_1 \leftarrow R_1 + R_2;$

1AI/1AF

OP	AF ₁
----	-----------------

 $\text{ADD } R_1; \quad AC \leftarrow AC + R_1$


0AI/0AF

OPCODE

 ADD.

Storage

Registers [Fastest]




Fastest

Register > CM > MM > SM

Size

SM > MM > CM > Register

Instruction Format



Instruction Format



Q.1 Memory 4 MB $\Rightarrow 2^{22}$ Byte \Rightarrow Mem AF = 22 bits

Q.2 50 Registers $\Rightarrow 2^n \Rightarrow$ Reg AF = 6 bits.

$$2^5 = 32$$


$$2^6 = \underline{64} \quad [33 - 64]$$

\hookrightarrow 6 bit

Instruction Format



Sometimes Instruction having Immediate field also along with AF



If Immediate field = n bit

n bit Immediate unsigned Range = 0 to $2^n - 1$

n bit Immediate signed Range = -2^{n-1} to $+(2^{n-1} - 1)$

Assume
(e) If Immediate field is 7 bits.

$$\underline{\text{Unsigned}} = 0 \text{ to } 2^n - 1 \Rightarrow 0 \text{ to } 2^7 - 1 \Rightarrow (0 \text{ to } 127)$$

$$\begin{aligned}\underline{\text{Signed}} &= -\left(2^{n-1}\right) \text{ to } +\left(2^{n-1}-1\right) \Rightarrow -2^{7-1} \text{ to } +2^{7-1}-1 \\ &= -2^6 \text{ to } +2^6-1 \\ &\Rightarrow (-64 \text{ to } +63.)\end{aligned}$$

Elements of a Machine Instruction

Operation Code (opcode)

- ❑ Specifies the operation to be performed. The operation is specified by a binary code, known as the operation code, or opcode.

Source Operand Reference

- ❑ The operation may involve one or more source operands, that is, operands that are inputs for the operation

Result Operand Reference


- ❑ The operation may produce a result

Next Instruction Reference

- ❑ This tells the processor where to fetch the next instruction after the execution of this instruction is complete

Instruction Representation

- Within the computer each instruction is represented by a sequence of bits
- The instruction is divided into fields, corresponding to the constituent elements of the instruction





Consider a Hypothetical Processor which support 128 byte memory and instruction length is 16 bit.



- (i) If ~~2AF~~(2AI(Address Instruction) same size) is used then How many total number of operation supported (formulated)?
- (ii) If 1AF (Address field) is used then how many total number of operation supported formulated?


Q.2 How Many Minimum # operation/Instn supported in 2AI & LAI?

Soln

Instruction length = 16 bit

Memory = 128 Byte $\Rightarrow 2^7 \text{B} \Rightarrow \text{A.F} = 7 \text{ bits}$

(i) 2AI




2 bit 7 bit 7 bit

$$\text{OPCODE} = 16 - (7 + 7) \Rightarrow 16 - 14 = 2 \text{ bit}$$

Total # operation = $2^2 = 4$ operation / Instruction. Ans

(ii)



9 bit 7 bit

Total # operations = $2^9 = 512$ operation. Ans

In 2AI or 2AF

Total Number of operation/Instruction = 4

2 Address field (AF)

or

2 Address Instruction (AI)

Maximum operation/Instruction = 4

Minimum operation/Instruction = 1

In 1AF or 1AI

Total Number of operation/Instruction = 512

1AI or

1AF

Maximum operation/Instruction = 512

Minimum operation/Instruction = 1

Instruction Set Size of 10.



10 Different type of operation/Instruction Performed



OPCODE = 4bit Ans

$\lceil \log_2 10 \rceil$



4bit

eg

Number of Instruction/operation performed is '200'

OPCODE = 8 bit Ans



A Hypothetical Processor support 100 different operation and 3 address memory field (same size). Instruction is stored in 1 MB memory. Then what is the length of the instruction?



Length of Instruction = 67 bits Avg

Op code
100 operation \Rightarrow 7 bit

1 MB memory = 20 bit



Consider a Hypothetical CPU which supports 110 instruction, 50 registers and 512KB memory space. Instruction contain 2 register operands, Memory operands and 13 bit Immediate constant fields. Program contain 300 instruction. Memory storage space required in Bytes to store the program is ____.

Solⁿ

110 Instruction/operation \Rightarrow OPCODE = 7 bit

50 Register \Rightarrow Reg AF = 6 bit

512 KB Memory \Rightarrow Mem AF = 19 bit
 $2^{19} B$



OPCODE	RegAF1	RegAF2	mem AF	Immediate field
7bit	6bit	6bit	19bit	13bit


1 Byte = 8bit

1 Instruction Size (length) = 7 + 6 + 6 + 19 + 13 = 51 bits

1 Instruction Size = $\left\lceil \frac{51 \text{ bit}}{8 \text{ bit}} \right\rceil \text{ Byte} = \underline{7 \text{ Byte}}$

Program Contain 300 Instruction

Program Size = 300 × 7 Byte
= 2100 Byte Ans





How its Instruction Size (length) = $7 + 6 + 6 + 19 + 13 = 51$ bits.

Look Like



← Instruction = 51 bit. →



Consider a processor which contain the following pin structure



$AD_0 - AD_{23}$, $A_{24} - A_{39}$ $AF = 40 \text{ bit}$ $\text{Word Length} = 24 \text{ bit}$

Processor contain 250 register instruction is designed with 4 fields i.e OPCODE, register address, memory address and 16 bit immediate field.

Processor support 180 instruction (operation). A program contain 400 instruction then how much space is required for the program

(i) In Byte? 3600 Byte

(ii) Words? 1200 Words

OP	Reg	Mem	Immediate.
8	8	40	16

$$= \frac{72 \text{ bit}}{8} = 9 \text{ Byte}$$

$$400 \times 9 = 3600 \text{ B Ang}$$

$$1200 \text{ Word Ang}$$



Consider a processor which contain the following pin structure



$$AD_0 - AD_{23}, \quad A_{24} - A_{39}$$

Processor contain 250 register instruction is designed with 4 fields i.e OP CODE, register address, memory address and 16 bit immediate field.

Processor support 180 instruction (operation). A program contain 400 instruction then how much space is required for the program

(i) In Byte? 3600 Byte


(ii) Words? 1200 Words.

OP	Reg	Mem	Immediate.
----	-----	-----	------------

\downarrow \downarrow
AD₀-AD₂₃, A₂₄-A₃₉ \Rightarrow mem Address = 40 bit A₀-A₃₉
Data Line (wordSize) = 24 bit

250 Register \Rightarrow Reg AF = 8 bit

180 operation/Instruction \Rightarrow opcode = 8 bit



Instruction Length (Size) = $8 + 8 + 40 + 16 = 72$ bits

Instruction Size = $\frac{72 \text{ bits}}{8 \text{ bits}} = 9 \text{ Byte}$

1 Instruction Size = 9 Byte.

Program Contain = 400 Instruction

$$\text{So Program Size} = 9 \times 400 = \text{3600 Byte} \underline{\text{Ans}}$$

Program Size in word.

$AD_0 - AD_{23}$

Data = $D_0 - D_{23}$
= 24bit

1 Word Size = 24 bit \approx 3 Byte.

Program Size = 3600 Byte

$$\text{in word} = \frac{3600 \text{ Byte}}{3 \text{ Byte}} \text{ Words}$$

$$= \text{1200 Words} \underline{\text{Ans}}$$

Note:

Immediate field is n bit

Unsigned Range = $(0 \text{ to } 2^n - 1)$

Signed Range = $-(2^{n-1}) \text{ to } +(2^{n-1} - 1)$

Example

If immediate field is 4 bit

Then unsigned range = $(0 \text{ to } 2^4 - 1) \Rightarrow \underline{0 \text{ to } 15}$ Ans

Signed Range = $-(2^{4-1}) \text{ to } +(2^{4-1} - 1)$

$$\Rightarrow -2^3 \text{ to } +2^3 - 1$$

$$= \underline{-8 \text{ to } +7} \text{ Ans}$$

D.L = 32 bit

Word Length }
Data Line } 32
Data BUS }

ALU = 32

AC = 32

Register = 32




A machine has a 32-bit architecture, with 1-word long instructions. It has 64 registers, each of which is 32 bits long. It needs to support 45 instructions, which have an immediate operand in addition to two register operands. Assuming that the immediate operand is an unsigned integer the maximum value of the immediate operand is _____. [GATE-2014 (Set-1)]

1 word long
Instruction

∴ 1 Instruction Size = 32 bit

64 Register. \Rightarrow Reg AF = 6 bit

45 Instruction/operation \Rightarrow opcode = 6 bit



$$\begin{aligned}\text{Immediate field} &= 32 - (6 + 6 + 6) \\ &= 14 \text{ bits}\end{aligned}$$

Unsigned Immediate field
Maximum = 0 to $2^{14} - 1$
 $= 0 \text{ to } 16383$

Avg(16,383)



A processor has 40 distinct instructions and 24 general purpose registers. A 32-bit instruction word has an opcode, two register operands and an immediate operand. The number of bits available for the immediate operand field is ____.

[GATE-2016 (Set-2)]

40 Instructions \Rightarrow Opcode = 6 bit

24 Registers \Rightarrow Reg AF = 5 bit

Ans (16)



$$\begin{aligned}\text{Immediate field} &= 32 - [6 + 5 + 5] \\ &= \text{16 bit Ans}\end{aligned}$$



Consider a processor with 64 registers and an instruction set of size twelve. Each instruction has five distinct fields, namely, opcode, two source register identifiers, one destination register identifier, and a twelve-bit immediate value. Each instruction must be stored in memory in a byte-aligned fashion. If a program has 100 instructions, the amount of memory (in bytes) consumed by the program text is 500 Byte Ans

4 bit
opcode

OPCODE	Reg1	RegAF2	RegAF3	Immediate field
4 bit	6 bit	6 bit	6 bit	12 bit

$$\text{Instruction size} = 4 + 6 + 6 + 6 + 12 = 34 \text{ bits}$$

$$\text{1 Instruction Size} = \underline{\underline{5 \text{ Byte}}}$$

[GATE-2016 (Set-2): 2Marks]

Prog contain = 100 Instruction

$$\text{Prog Size} = 100 \times 5 \text{ B}$$

$$= \underline{\underline{500 \text{ Byte} \text{ Ans}}}$$



**THANK
YOU!**

