COMPUTER SCIENCE



Computer Organization and Architecture

Machine Instruction and Addressing Modes



Lecture_04

Vijay Agarwal sir





Expand Opcode Technique

Addressing Modes



Instruction Format.

- (1) Stack Rossed org.
- (2) Accumbators. Baged org.
- (3) General Register Org.



O STACK Bosed org. [Stack - CPV] Latos [Top of the Stack].

- (esi) A+B
- (22) (xxy)+z.
- (93) X = (A+B) * (C+D)

STACK-CPU.



2) Accumbator Based org.

ALU observation Desta Si Sz

AC Regimen

Instruction Set Architecture



CUP Organization is classified into 3 types based on the availability of ALU Operand (Data) (AF: Address field or AI: Address Instruction)

- 1. Stack-CPU [OAF]
- 2. Accumulator-CPU [1AF]
 - General Register organization
 - Reg-Memory reference CPU [2AF]
 - ii. Reg-Reg reference CPU [3AF]

Stack Organization



$$X = (A + B) \times (C + D)$$

I_1 :	PUSH	Α	$TOS \leftarrow A$
I ₂ :	PUSH	В	$TOS \leftarrow B$
I ₃ :	ADD		$TOS \leftarrow (A + B)$
I4:	PUSH	C	$TOS \leftarrow C$
I ₅ :	PUSH	D	$TOS \leftarrow D$
I ₆ :	ADD		$TOS \leftarrow (C + D)$
I ₇ :	MUL		$TOS \leftarrow (C + D) \times (A + B)$
I _s :	POP	X	$M[X] \leftarrow TOS$

8 Machine Instruction Required (Stack-CPU)





$$X = (A + B) \times (C + D)$$

I ₁ :	LOAD	Α	$AC \leftarrow M[A]$
I ₂ :	ADD	В	$AC \leftarrow AC + M[B]$
I ₃ :	STORE	T	$M[T] \leftarrow AC$
I_4 :	LOAD	C	$AC \leftarrow M[C]$
I ₅ :	ADD	D	$AC \leftarrow AC + M[D]$
I ₆ :	MUL	T	$AC \leftarrow AC \times M[T]$
I ₇ :	STORE	X	$M[x] \leftarrow AC$



(Resister tile) Based on the Number of Registers Supported by the Processor this Arch. is divided into 2 Tyloe.

- 1) Register Mem Ref CPU
- 2) Register Repister Rep CPU.



1) Register - Mennony Reference:

This Architecture support less
Number on Registers so Register

file Size is small.

Combitable
Format

Destr' Source:

All observation Res(S1) Reg Reg Mem


DATA Transfer Reg Mem


Operation Reg Mem

Reg Reg Mov'

Reg Reg Reg Mov'

Reg Reg Reg





(Reg) ADD R, (6000)

RIC RI + M.(6000)

Silker) Silker) S2 (Mem)

mov 8, 82 Desta Source (Reg) (eg) Mov 85 (1000) DEAMKER.) = (MENNAM) Non (Coso) 25 $w(2000) \in 2$ Deff Swice (Reg.) (es) (A+B) Using Reg-Mem Reb. How Many mk from Required?

Ti: Mov 80 A; 80 EM[A]

In ADD to B; $S_0 \in S_0 + M[B]$ $S_1 = S_2$ $(Reg) \quad (Menn)$

2 Machine Ingto (using Reg-Menn)
Rel.



A. B. C. D. A are vas police in Memory, then Having Cost Required

$$M(X) = (A+B) + (C+D)$$



$$X = (A + B) \times (C + D)$$
 [Reg - Mem Reference]

I ₁ :	MOV	R1, A	$R1 \leftarrow M[A]$
I ₂ :	ADD	R1, B	$R1 \leftarrow R1 + M[B]$
I ₃ :	MOV	R2, C	$R2 \leftarrow M[C]$
I ₄ :	ADD	R2, D	$R2 \leftarrow R2 + M[D]$
I ₅ :	MUL	R1, R2	$R1 \leftarrow R1 \times R2$
I ₆ :	MOV	X, R1	$M[X] \leftarrow R1$

6 Machine Instruction Required (Reg-CPU)






Register - Register Reference: This Arch. Supports More Number of Registers

Compitable Inst. Format Destin SOURCE 2 Source ALVopesadism

In this org. ALU openand Always Required in Repisters.









(02=NXy)

5 mk Instrusing Reg. Reg CPU









RISC Instructions



$$X = (A + B) \times (C + D)$$

LOAD	R1, A	$R1 \leftarrow M[A]$
LOAD	R2, B	$R2 \leftarrow M[B]$
LOAD	R3, C	$R3 \leftarrow M[C]$
LOAD	R4, D	$R4 \leftarrow M[D]$
ADD	R1, R1, R2	$R1 \leftarrow R1 + R2$
ADD	R3, R3, R2	$R3 \leftarrow R3 + R4$
MUL	R1, R1, R3	$R1 \leftarrow R1 \times R3$
STORE	X, R1	$M[X] \leftarrow R1$



- -DSTACK -CPU.
- 72 Accumbotor CPU
- Reg-Mann Reb. Li(y) Reg-Reg Reb.

 $(\chi \star \chi) + Z$

-DSTACK -CPU.

F2 Accumbator - CPU

Reg-Mann Reb. Li(y) Reg-Reg Reb.

$$(3)$$
 $X = (A+B) * (C+D)$

- -DSTACK -CPU.
- P2 Accumbator-CPU
- 3) Reg-Mann Ref.
- Li(y) Reg-Reg Reg.

Note:



Immediate field is n bit

Unsigned Range =
$$(0 \text{ to } 2^n - 1)$$

Signed Range =
$$-(2^{n-1})$$
 to $+(2^{n-1}-1)$

Example

If immediate field is 4 bit

Then unsigned range =
$$(0 \text{ to } 2^4 - 1) \Rightarrow 0 \text{ to } 15$$

Signed Range =
$$-(2^{4-1})$$
 to $+(2^{4-1}-1)$


A machine has a 32-bit architecture, with 1-word long instructions. It has 64 registers, each of which is 32 bits long. It needs to support 45 instruction, which have an immediate operand in addition to two register operands. Assuming that the immediate operand is an unsigned integer the maximum value of the immediate operand is 6383 [GATE-2014 (Set-1)]



A processor has 40 distinct instructions and 24 general purpose, registers. A 32-bit instruction word has an opcode, two register operands and an immediate operand. The number of bits available for the immediate operand field is

[GATE-2016 (Set-2)]





Consider a processor with 64 registers and an instruction set of size twelve. Each instruction has five distinct fields, namely, opcode, two source register identifiers, one destination register identifier, and a twelve-bit immediate value. Each instruction must be stored in memory in a byte-aligned fashion. If a program has 100 instructions, the amount of memory (in bytes) consumed by the program text is

[GATE-2016 (Set-2): 2Marks]



Basic Terms and Notation



The alphabet of computers, more precisely digital computers, consists of 0 and 1.

Each is called a *bit*, which stands for the binary digit.

The term *byte* is used to represent a group of 8 bits.

The term *word* is used to refer to a group of bytes that is processed simultaneously.

The exact number of bytes that constitute a word depends on the system, For example, in the Pentium, a word refers to four bytes or 32 bits. On the other hand, eight bytes are grouped into a word in the Itanium processor.



We use the abbreviation "b" for bits, "B" for bytes, and "W" for words.

Sometimes we also use *doubleword* and *quadword*. A doubleword has twice the number of bits as the word and the quadword has four times the number of bits in a word.

Bits in a word are usually ordered from right to left, as you would write digits in a decimal number. The rightmost bit is called the *least significant bit* (LSB), and the leftmost bit is called the *most significant bit* (MSB).

Byte Ordering



Storing data often requires more than a byte.


Suppose that we want to store these 4-byte data in memory at locations 100 through 103.

How do we store them?

Figure Shows two possibilities: Least significant byte or Most significant byte is stored at location 100. These two byte ordering schemes are referred to as the little endian and big endian.

Two Important Memory Design Issues





Two byte ordering schemes commonly used by computer systems.

Expand Opcode Technique



Expand Opcode Technique

Expand opcode length is required in the fixed length instruction supported CPU Design to implement the various instruction with different formats.

Variable Length Instruction Supported CPU Design

OPCODE = 8 bit


Address field = 8 bit

(i) 1 Address Instruction Design:





(ii) 0 Address Instruction Design:




Fixed Length Instruction Supported CPU Design




$$OPCODE = 8 bit$$

$$A.F = 8 bit$$

(i) 1 Address Instruction Design:



(ii) 0 Address Instruction Design:



Expand Opcode Technique



- Primitive instruction means smallest opcode instruction.
- Step 1: Identify the primitive instruction in the CPU.
- Step 2: Calculate the total number of possible operation.
- Step 3: Identify the free opcode after allocating the existed instruction
- Step 4: Calculate the number of Derived instruction possible by multiply

Free opcode × 2 Increment bit in opcode



Consider a processor which support 6 bit instruction and 4 bit address field. If there exist 2 one address instruction then how many 0 address instruction can be formulated?



Consider a processor which contain 8 bit word and 256 word; memory. It support 3 word instruction. If these exist 254 2-address instruction and 256 1-address instruction then how many 0 address instruction can be formulated?



Consider a processor with 16 bit instruction. Processor has 15 registers and support 2 address instruction and 1 address instruction. If processor support 256 1-address instruction then number of 2-address instruction are

A 128

B 192

C 240

D 248

Solution(c): 240



15 register = 2^4 \Rightarrow Register A.F = 4 bit



OPCDE field =
$$16 - (4 + 4) = 8$$
 bit
So total number of 2 address instruction = $2^8 = 256$
Let 'x' 2 address instruction used

Number of free opcode = $(2^8 - x)$

1 Address field

= 240



OPCODE	A.F
12 bit	4 bit

Total no of 1 address instruction =
$$(2^8 - x) \times 2^{12-8}$$

 $[2^8]256 \Rightarrow (2^8 - x) \times 2^4$
 $2^4 = 2^8 - x$
 $x = 2^8 - 2^4 \Rightarrow 256 - 16$

A processor has 16 register (R0, R1,, R15) and 64 floating point registers (F0, F1, F63). It uses a 2-byte instruction format. There are four categories of instructions: Type-1 Tpye-2 Type-3 and Type-4. Type-1 category consists of four instructions, each with 3 integer register operands (3Rs) Type-2 category consists of eight instructions, each with 2 floating point register operands (2fs). Type-3 category consist of fourteen instructions, each with one integer register operand and one floating point register operand (1R + IF). Type-4 category consists of N instructions, each with a floating point register operand (FR). The maximum value of N is _____.

[GATE-2018 : 2 Marks]



A processor has 64 registers and uses 16-bit instruction format. It has two types of instructions: I-type and R-type. Each I-type instruction contains an opcode, a register name, and a 4-bit immediate value. Each R-type instruction contains an opcode and two register names. If there are 8 distinct I-type opcodes, then the maximum number of distinct R-type opcodes is

[GATE-2020 : 2 Marks]

