COMPUTER SCIENCE



Computer Organization and Architecture

Introduction of COA

Lecture_05

Vijay Agarwal sir





Memory Concept

System Bus



Memory Concept.

2" x m

n: # Address line (A·L)

m: # Data Line (D.L)



Byte
Addressable

Word
Addressable

.

	Byte	word (word Lensth)
8bit Processor 16bit Processor 32bit Processor 64bit Processor	8bit 8bit 8bit 8bit	8bit 16bit 32bit 64bit nbit.
nbit Processor.	Bbit	

Byte - Word - Byte.

I word Size given in Question.




(2) Memory Size 4GByte then Size of Address line ?

Some 4G Byte. 23° Byte. 22° Byte.

2 Byte

Address = 325/t. Aug



(Solis) 4GRyle [wood Addressable]

1 Word - 2 Ryle

4GRyle words = 2Gwords

2 Ryle words = 2130 = 21 W = AL=315it



Pins: Processor Contain Set of Handware Ping to Penform the operations.

- 1) Active Low Pins.
- 2) Active High Pins.
- 3 Dual Pin
- 9) Time Multiplexed Pin.

1 Active Low Pin: This Pin is Enabled When the Bubut is o 60 Clock Pulse is in Low State.

It's Denoted as Pinname.

- @ RD, WR etc.
- ② Active High Ping: This Pin is Enabled when the Input is 'I'

 ③ Clock Pulse is in High State.
 - (9) INTR, HUDA, ALE.
- 3 Dual Pins: (a) M/To 1: then 1

1: then Memory operation (Read & Write)
0: then Io operation (Read & Io write)

Time Multiplexed Pins: This Pin Carries the Multiple
Meaning but one only at a time.

Address Pins one Time Multiplexed with Data Pin to Govey the Address & Data. (But only one at a time.)

@ In 8085 Processor.

ADO - AD7
Address
Data

(2) In 8086 Processor.

ADD - ADIS Address Data. Like In 8085 ADo-AD7; Address Ping Oue Time Multiplexed with Data Pin to Carry the Data But Buly one at a time.

ALE
(Address lotch)
Enabled
)

I Time Multiplexed Pin Coursies the Address.


> Time Multiplexed Pin Carrier the Dotq.

Advantage: Number of Handwar Pins Reduced. IN 8085

ADO - AD7

ib AIE=1 = Cooreies Address

ib ALE=0 = Cooreies Data.





System Bus Contain 3 Category of lines.

- 1) Address line [A.L]
- 2 Data line [D.1]
- (3) Control line (C.L)



(1) Address line (A.L): Address lines are used to Carry the Address Towards Memory & Ilo (Unidirectional).

Based on Address line We Can Determine Capacity of the Memory

(e) In 8085 Processor.

ADO-AD-RA8-A15
Address=1661+
=> 216Cells
=> G4K Cells

764KB.

(B) In 8086 Processor.

ADO-ADIT & A16-A19
Address = 20bit
20celle
IMCCells.



2 DATA Lines (D.L):

Based on the Data line we can Determine the word length of the CPU (Processor).

The Performance of the Processor is measured by word length of the CPU.

(e) In 8085 $AD_0 - AD_7$ Word Length = 8 bit

Oberation Performed on 85it Data format. (9) In 8086

ADo-ADIS

Word Length = 16 bit

oberation Penformed On 16 bit Data Format.



3 Countral Lines: Scannies the Contral Signal unidirectional (individually)



64KX8 4 each Cell Size EUK Memony Size of each word Celly U (26 (ells) 16 bit Required to Represent Any of the Cells. width of Address bus = [log_ Memory Size? = log_64k? = 16bit Width of Data bus = 8bit

64K X B 216 X B A·L= 16bit D·L= 8bit



64KX16. 4 each Cell Size EUK Memony Size of each word Celle U (26 (ells) 16 bit Required to Represent Any of the Cells. width of Address bus = log_memory size? = log_64k? = 16bit Width ab Data bus = 166/t

64k x 16 2 x 16 A·L= 16bit D·L= 16bit



4GX32.

Width of Address Rus = 32 bit Width of Dortg Rus = 32 bit



16 bit Processor

Dota line = 16


Data Bus = 16

word Size = 16

ALU = 16

AC = 16

MBR/MDR = 16 Registery = 16.



PSW [Program Status Flaf]

(D) Carry (2) Builty (3) Arriblious

(3) Sign (3) Zero (3) avertlow.

32 bit Processor.

Data line = 32 bit
Data Bus = 32 bit
Word Size = 32 bit
All - 32 bit

ALU = 32bitAC = 32bitDR |MBR|MDR = 32bitRegisters = 32bit

4096 X (16) 3 Data Line.

Cell. I

· Data Bus = 1664

word Size = 16bit

Alu = 166it

AC = 16bit

DR MBR/MDR = 166H

Registery = 166H

Mennery 4096 words

4096 X(6) >D.L 212) X 16


Address = 12bit

Data = 166it

AR/MAR = 12 bit
PC = 12 bit

TR = 166H.

Computer: Computer is a Computational Device Used to Process the Data Under the Control of Program



Program: Sequence (set) of Instruction along with Data. 7 Instruction Program > Data. Instruction: It is a binary sequence (code) which is designed inside the Processor to Penform the openation.

Instruction is a Set (Sequence) of bits to Instruct the Computer to lengament the abstractions. (a). Ollo → ADD.

Binary _ Bind with _ operation. 1011 -> MUL.

Microprocessor lab.

Rooklet

rup

OPUNE: 55#

ADD: 01011

DATA: Binary.


Data is Binary Sequence bind with the Value (Data formal BCD. Hex. etc). Data:

Binaly
Sequence (Bind) Value.

46H in Binary

2:0010

11: 1011



Memory

Computer Works on STORED Program Concept.

Vonn Neumann Architecture (Stored frogram Concept)

- · Main Mannony Contain the Instruction & Data.

 All operating on Binary Data.
- . Control Unit Interpreteing the Instruction from Memory
 2 Executing.
- . Input | Dutput Equipment operated by Control Unit.

