CS & IT

ENGINEERING

Computer Organization

& Architecture

1500 Series





Recap of Previous Lecture







Topic

Clock Cycle Concept.

Topic

Machine Instruction

Topic


Expand Opcode Techniue

Topic

Addressing Modes



Topics to be Covered







Topic

Expand Opcode Techniue

Topic

ALU Data Path

Topic

Micro Operation & Micro Program

Topic

Control Unit



#Q. Consider the following assembly level program for a hypothetical processor.

 R_1 , R_2 and R_3

are 32-bit registers.

MOV R₁, #0

MOV(R₂, #1)

CMP R₃#0

BEQ DONE

; Compare R₃ with 0

; Branch to DONE if zero flag is set

ADD R_2 , R_1 , R_2 ; $R_2 \leftarrow R_1 + R_2$ SUB R_1 , R_2 , R_1 ; $R_1 \leftarrow R_2 - R_1$

SUB R_3 , R_3 , #1; $R_3 \leftarrow R_3 - 1$

BNE X


; Jump to X if zero flag is not set.

DONE:

If the initial value of R₃ is 10, what will be the value of R₂ (in decimal)?



55





89



144



None of these

I: 3+5=(R2=8)

I: 8-3=5

13 Rz=6-1=5

$$R_1 = 0$$


 $R_2 = 1$
 $R_2 = 10$

$$T_1: R_2 = 0 + 1 = (R_2 = 1)$$
 $T_1: R_2 = 1 + 1 = (R_2 = 1)$
 $T_2: R_1 = 1 - 0 = (R_1 = 1)$
 $T_3: R_1 = 2 - 1 = 1$
 $T_3: R_2 = 10 - 1 = (R_3 = 9)$
 $R_3 = 9 - 1 = 8$

)
$$I_1: R_2 = 1+2=0$$
 $I_1: R_2 = 2+3=5$
 $I_2: R_1 = 3-1 = 2$ $I_2: 5-2=3$
 $R_2 = 8-1=-7$ $R_2 = 7-1=6$

13

Consider a design will expand opcode technique with 12bit instructions, where a register operand requires 3 bits. There are 24 – 2 address instruction consisting of two register operands, and 5-one address instructions consisting of one memory operand of 8 bits. Then find the number of 0-address instruction in the system possible.




(b) 1024

(c) 2048

OPCODE

 $20\times 2^{12-6} \Rightarrow 20\times 2^{6}$ instruction size

(d) Not possible with the given instruction size. = 20x2 (280) And None of these.



Total # = 21 Operation = 16

Given = 5

Free = 16-5



#Q. in
$$X = \frac{(M+N\times O)}{(P\times Q)}$$

how many one-address instruction are required to evaluate

it?





6

IZ MUL 9: ACE BX 8

I3 STORE T; MET] = AC

ACEM(N) LOAD N

ACENX O Is MUL O

II: LOAD P: ACEM(P)


ACE M+(NXO) ADD M

DIVT



#Q. A computer supports 32-bit wide instructions and 8-bit wide addresses. If it supports x 3 –address instructions, y 2-address instructions, how many 1-address instructions can be supported? x, $y \neq 0$

A	224
C	$((2^8 - x)-y) * 2^8$
	OP AF, AFZ AF
	Primitive observation = 28
	iven = 7
Fre	e=(28-x)





#Q. Consider a hypothetical control unit which supports:

4 control signals {S₀, S₁, S₂, S₃}

3 instruction $\{I_1, I_2, I_3\}$

Each instruction takes 4 μ -instructor {T₁, T₂, T₃, T₄} to complete the execution.

The following table shows the control signals request for each μ -operator for each instructor the control operator for S_0 and S_3 ?

μ – Op \downarrow inst \rightarrow	I_1	I ₂	I_3
T_1	(S_0) S_2	S ₁ , S ₃ , S ₂	(S_0, S_3, S_1)
T ₂	S_0 S_3 S_2	S_1, S_0, S_3	(S_0) S_2 , S_1
T ₃	$S_1(S_0, S_2)$	S ₁ , S ₂ , S ₃	S ₁ , S ₂
T ₄	S ₁ , S ₂ , S ₃	S, S,	S ₁ , S ₂



$$S_0 = T_1 (I_1 + I_3) + T_2 + T_3 I_1 + T_4 I_2$$

$$S_3 = T_1 (I_2 + I_3) + T_2 (I_1 + I_2) + T_3 I_2$$

$$T_4 (I_1 + I_2)$$


$$S_0 = T_1 (I_1 + I_3) + T_2 (I_1 + I_3) + T_3 I_1 + T_4 I_2$$

$$S_3 = T_1 (I_2 + I_3) + T_2 (I_1 + I_2) + T_3 I_2 + T_4 (I_1 + I_2)$$

$$S_0 = T_1 (I_1 + I_3) + T_2 + T_3 I_1 + T_4 I_2$$

$$S_3 = T_1 (I_1 + I_3) + T_2 (I_1 + I_2) + T_3 I_3 + T_4 (I_1 + I_2)$$

None







Consider the following micro-operations about instruction fetch (IF):

- (i) The content of the MDR are loaded into the IR.
- (ii) The result of a memory read operation, the instruction is loaded in to the MDR.
- (iii) The content of the program counter is loaded into the MAR.
- Which of the following is correct sequence of instructions fetch in micro program?

$$(iii) \quad PC \rightarrow MAR$$


$$(iii), (ii), (i) \quad Mem \rightarrow MRR \mid MDR$$

$$B \quad (i), (iii), (ii) \quad (i) \quad MRR \rightarrow TR$$

$$C \quad (i), (ii), (iii) \quad AY(A)$$

$$D \quad (ii), (iii), (i)$$






MCQ

Consider the following data path diagram Consider an instruction: R0←R1+R2. The following steps are used to execute it over the given data path. Assume that PC is incremented appropriately. The subscripts r and w indicate read and write operations, respectively.

- 1. R2_r TEMP1_R, ALU_{add}, TEMP2_W
- 2. $R1_r$ TEMP1_w,
- 3. PC_r , MAR_W , MEM_r
- 4. $TEMP2_R$, RO_W
- 5. MDR_r , IR_W

Which one of the following is the correct order of execution of the above steps?



- A 3, 5, 1, 2, 4
- B 2, 1, 4, 5, 3
- C 3, 5, 2, 1, 4
- D 1, 2, 4, 3, 5

[MSQ]



Which of the following is/are INCORRECT about micro instruction?

- A Individual bits in horizontal micro instructions correspond to individual control lines.
- B Vertical micro instructions are much shorter than horizontal ones. Cossect
- Vertical micro instructions are allowed maximum parallelism.
- Decoding is necessary in both micro instructions, horizontal as well as vertical.

NAT




Consider a CPU where all the instructions require 9 clock cycles to complete execution. There are 200 instructions in the instruction set. It is found that 130 control signals are needed to be generated by the control unit. While designing the horizontal micro-programmed control unit, single address field format is used for branch control logic. What is the minimum size of the control word and control address register?

Total # Inst n = 200
cycle | Inst n = 9
Total # noper = 200x9 = 1800 nop com
Control Memory = 1800 CW

CAR | AF = 11bit

Horizontal C.S = 1RO > CF = 1Robit



MCQ



Consider the following sequence of micro -operations.

 $MBR \leftarrow PC$

 $MAR \leftarrow X(SP(Tos))$


 $PC \leftarrow (Y)(ISR)$

Memory ← MBR

Which one of the following is a possible operation performed by this sequence



Instruction fetch





operand fetch



Conditional branch



Initiation of interrupt service



@ Instr Fetch

PC-+MAR->MRM->MBR->IR

6) Operand Fetch

TR(AF) -> MAR-> MEM-> MER-> AC/ALU.

[NAT]



Consider a CPU where all instruction takes 11 cycles to complete execution. There are total 290 instructions in a instruction set. In this 3190 control signals are needed to be generated by control unit while single address field format is used for designing the vertical micro-programmed control unit. Then the size of control memory (in byte) is 9570 for



Consider the following microprogram to fetch the data from the memory to CPU register (r_1) using the indirect addressing mode:

$$T_1(P) \rightarrow MAR \longrightarrow (TR) \rightarrow MAR$$

 T_2 : Memory \rightarrow MBR

$$T_3: \underline{MBR} \to Q \longrightarrow \underline{MRR} - \underline{MRR}$$

 T_4 : Memory \rightarrow MBR

 $T_5: Memory \rightarrow R \longrightarrow Memory \rightarrow (\sigma_1)$

What are the registers used in the place of P, Q and R variables respectively?

A r_1 , PC, MAR



C r_1 , MAR, IR

D None of these



Indirect AM



[MSQ]



Which of the following characteristics are correct about the design of RISC processor?



It support more number of registers



It support less number of addressing modes





It uses micro programmed control unit



It support smaller instruction set

[MSQ]



#Q. Consider a hypothetical control unit that support 9 groups of mutually exclusive control signals. Also assume that group-1, group-2, group-3 and group-4 are using horizontal micro-programming where as group-5, group-6, group-7, group-8, and group-9 are using vertical microprogramming. Identify which of the following is/are in correct?

Groups	G_1	G ₂	G_3	G_4	G ₅	G_6	G_7	G ₈	G_9	
Control Signal	8	9	10	11	19	31	40	51	74	

A


Total bits for groups (G_5 G_6 G_7 G_8 G_9) is 29 bits and Total bits for control word is 42.



Total bits for Group $(G_1 G_2 G_3 G_4)$ is 38 bits and total bits for control word is 43.



Total bits for control word is 67 bits. - Correct



D

Total bits for control word is 46 bits



```
Morization
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     Ventical
                                                                                                 G1 G2 G3 G4
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              95 96 97 98 99
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              19 31 40 51 74
                                                                                                                                                                                                                                                                                                                                                                                                                                                         \int \frac{99^{10}}{5^{10}} \frac{11}{11} \frac{1
6t= 8 +9+1.0+11
                                                                                           =X(38bit-)
```



2 mins Summary









THANK - YOU