# COMPUTER SCIENCE



Computer Organization and Architecture

Introduction of COA

Lecture\_02

Vijay Agarwal sir





System Bus



Computer Generation.

CA 2 CO

Component of the Computer

- 1 CPU
- 2) Memory
  3) I/0.



DRMBRMDR AC SP




The Process Required for each Instruction Execution is Called Instruction Cycle.

- 1 Fetch Cycle
- 2) Execute Cycle.

### Component of Computer



- (1) CPU
- (2) Memory
- (3) Input/output







- 1) Fetch cycle
- 2) Execute Cycle



1) Fetch cycle: To Fetch (bring) the Instruction from Memory to CPU (IR).

At the end of Fetch Cycle. PC is up-dated (Increment), Now PC will Denote the Next Instruction Starting address.

.



@ Execute cycle: The objective of Execute cycle is to Process the Fetch Instruction.

-> Decode.



The process required to execute the Instruction.

(or)

Instruction cycle describe the execution sequence of the instruction.

Instruction Cycle contain 2 sub cycle.


- 1) Fetch cycle
- Execute cycle

Decode

Execute



Steps in Fetch cycle.



MEM to CPU (IR)




1000 I: LOAD [6000]

AC < M[6000]

(LD) LOAD: Memory Read. (St) STORE: MEMOR Write.






[0AD (6000)

## Steps in Instruction Cycle



MEM to CPU (IR)




## Fetch Cycle



- At the beginning of each instruction cycle the processor fetches an instruction form memory
- The program counter (PC) holds the address of the instruction to be fetched next
  - The processor increments the PC after each instruction fetch so that it will fetch the next instruction in sequence
- The fetched instruction is loaded into the instruction register (IR)
- The processor interprets the instruction and performs the required action.






BASIC INSTRUCTION CYCLE


# Instruction ayde with Intersupt.

- 1) Fetch Cycle
- 2) Execute Cycle
- 3) Interrupt cycle.

AFTER Completion of the Instriction Interrupt Will be Souriced.







Instruction cycle with Interrupts

When Intercept occur. then After Completion of Current War Instruction execution, intercept will be serviced.

when Interrupt occus. It PUSH the PC Value into the Stack as a Return address of Controlled to any field to ISR (Interrupt subscript)

Return Caddoes STACK

& Controlled transferred to ISR.



@ WHYMSTACK ?

Son LIFO [last in First out]

With Not in Queue.

FIFO

Tracest FRONT

## MEMORY



1 Byte Addressable Mamory

	8bH	П
	86H	
	8bit	
	•	П
T	•	T
	-;	
	,	П
T	8bit	

1 cell = 1 Byte (86th)

2) Word Addressable Mannony

TIMORC

TMord

I WOR

I Word.

TCell = TMosa

# I Word Size = 32 bit I Word = 4 Byte Ti (I Word) = 4 Byte

# MEMORY



1) Byte Addressable Mamory

2+1 1+2 2+3 (2) Word Addressable Mannony.

I Wood


Wood

Wood





# 1 Word = 325H 5 4Byte.



Consider the following program segment execute on 4 Marks Hypothetical processor.



1 Word = 32 bit Assume that program is stored in the memory address 1000 (Decimal) onwards. During the execution of I6 what could be what could are execution of 16 what could are execution of 16 what could 32 hit & memory is Byte Addressell.

Instruction	Size (in words)	Byte Addressable	e - most
$I_1$	2	1000 - 1007	21NO80 = 2X413
I <sub>2</sub>	1	1008-1017	=8Ryte
I <sub>3</sub>	1	1012-1015	I Wood - IXUB = 4 Ryte.

2	1000 - 100 4
1	1008-1017
1	1012-1015
3w	1016-1027
1	1028 - 1031
2	1040-1043
1	1040-1043'.
	1





(B) Durning the execution of (IG) What is PC Value?

(Fetch)

PC Denote Next Instruction

Execute. Starting Address.

Starting address of I7.

Q.2

Consider the following program segment execute on Hypothetical processor. [4 Marks]




Assume that word size is 32 bit & memory is word addressable. The program is stored in the memory at address 1000Decimal) onwards. During the execution of  $I_5$ . What could be value present in the program counter?

Instruction	Size (in words)	word Addressable.
$I_1$	2	1000-100T
$I_2$	1	1002
$I_3$	1	1003 (M2) 1008
$I_4$	3	1004.5,1006
I <sub>5</sub>	1	1007
16	2	1008-1009
I <sub>7</sub>	1	100



# Durning Execution of Is



If Interorulat occur Durning the execution of Is then what Return Address [value]. Push into the Stack?

Ang (1008)

Intervolt Durning execution [At the end of Fetch cude) Fetch After Fetch Pc Denote Next Instr Stouting address. Is Feten PC Point (Denote) Is Stocting address?

But Now Is encounted Intercript. Execute. E as a Return address! So PC Value (In Starting) Interlypt

icell = 1 word - = 32611

32bit) 000 I (IWM 1001 Nord Addressable 1002 1003 1004 1002

Ti: 2 Word

Iz: IWord

Iz: I Word



#### Consider the following Program Segment for a hypothetical CN.



Instruction	Meaning	Instruction size (in words)
I <sub>1</sub> MOV r <sub>0</sub> , 2000	$r_0 \leftarrow M[2000]$	3
I <sub>2</sub> MOV r <sub>1</sub> , 3000	$r_1 \leftarrow M[3000]$	3
I <sub>3</sub> MUL r <sub>0</sub> , r <sub>1</sub>	$r_0 \leftarrow r_0 * r_1$	1
I <sub>4</sub> MOV 6000, r <sub>0</sub>	$M[6000] \leftarrow r_0$	3
I <sub>6</sub> HALT	Machine Halt	1



Let the Clock Cycle required for various operation be as follows: Instruction Fetch & Decode: 3 clock cycle per word MUL with both operand & stored in register: 6 Clock Cycle. Register to/from memory transfer: 4 clock cycle The total number of clock cycle required to execute the program is Q.

Consider the following program segment for a hypothetical CPU

Having three users registers R1, R2 and R3.

[GATE-2 Marks]

Instruction	Operation	Instruction size (in words)
MOV R1, 5000	R1 ← Memory[5000]	2 1000 - 1001
MOVR2, (R1)	$R2 \leftarrow Memory[(R1)]$	1 /002
ADD R2, R3	R2 ← R2 + R3	1 /003
MOV 6000, R2	Memory [6000] ← R2	2 (1004)-1005
HALT	Machine Halts	1 1006.

Consider that the memory is word addressable with size 32 bits and the program has been loaded starting from memory location 1000 (decimal). If an interrupt occurs during the ADD instruction, what will be the return address pushed on to the stack

(a) 1007 (b) 1004 (c) 1005 (d) 1016

ADD Instr (Is) Fetch Cycle Done than PC Denote the Next Instr Stocking address

Fetch Execution Interview Service

PC Push into Stack



Consider the following program segment for a hypothetical CPU Having three users registers R1, R2 and R3.

[GATE-2 Marks]

Instruction	Operation	Ir	nstruction size (in words)
MOV R1, 5000	R1 ← Memory[5000]	2	1000-1007
MOVR2, (R1)	R2 ← Memory[(R1)]	1	1008-1011
ADD R2, R3	R2 ← R2 + R3	1	1012-1015
MOV 6000, R2	Memory [6000] ← R2	2	1016-1023
HALT	Machine Halts	1	1024-1027



Consider that the memory is Byle addressable with size 32 bits and the program has been loaded starting from memory location 1000 (decimal). If an interrupt occurs while the CPU has been halted after executing the Mov 6000 (2 Irapochon? the return address (in decimal) saved in the stack will be (a) 1007 (b) 1020 (c) 1024 (d) 1028

1 Nord = 32 bit

I word = urgte.

I: 2Wood => 2X4 = 8 Byte.



Consider the following program segment for a hypothetical CPU Having three users registers R1, R2 and R3.



Instruction	Operation	Instruction size (in words)
MOV R1, 5000	R1 ← Memory[5000]	2
MOVR2, (R1)	R2 ←Memory [(R1)]	1
ADD R2, R3	R2 ← R2 + R3	1
MOV 6000, R2	Memory [6000] ← R2	2
HALT	Machine Halts	1

Let the clock cycles required for various operations be as follows:

Register to/from memory transfer:

Clock cycles.

ADD with both operand in register

Clock cycle

Instruction fetch and decode:

2. Clock cycles per word.

The total number of clock cycle required to execute the program is

(a) 29 (b) 24 (c) 23 (d) 20

#### COMMON DATA QUESTION (5 - 7)



Consider the following program segment, Here R1, R2 and R3 are the general purpose register.

Instruction	Operation	Instruction size (no. of words)
MOV R1, (3000)	R1←M[3000]	2
LOOP;		
MOV R2, M[R3] ADD R2, R1	R2←M[R3] R2←R1 + R2	1 1
MOV (R3), R2	M[R3] ←R2	1
INC R3	R3←R3+1	1
DEC R1	R1←R1-1	1
BNZ LOOP	Branch on not zero	2
HALT		Stop

Assume that the content of memory location 3000 is 10 and the content of the Register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 1000. All the Numbers are in decimal.



Assume that the memory is word addressable. The number of memory references for accessing the data in executing the program completely is

[2 marks]



(a) 10 (b) 11 (c) 20 (d) 21

#### COMMON DATA QUESTION (5 - 7)



Consider the following program segment, Here R1, R2 and R3 are the general purpose register.

Instruction	Operation	Instruction size (no. of words)
MOV R1, (3000)	R1←M[3000]	2
LOOP:		
MOV R2, M[R3] ADD R2, R1	R2←M[R3] R2←R1 + R2	1
MOV (R3), R2	M[R3] ←R2	1
INC R3	R3←R3 + 1	1
DEC R1	R1←R1 - 1	1
BNZ LOOP	Branch on not zero	2
HALT		Stop

Assume that the content of memory location 3000 is 10 and the content of the Register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 1000. All the Numbers are in decimal.

Q.6

Assume that the memory is word addressable. After the execution of this program, the content of memory location 2010 is



[2 marks]

(a) 100

(b) 101

(c) 102

(d) 110

#### COMMON DATA QUESTION (5 - 7)



Consider the following program segment, Here R1, R2 and R3 are the general purpose register.

Instruction	Operation	Instruction size (no. of words)
MOV R1, (3000)	R1←M[3000]	2
LOOP:		
MOV R2, M[R3] ADD R2, R1	R2←M[R3] R2←R1 + R2	1 1
MOV (R3), R2	M[R3] ←R2	1
INC R3	R3←R3+1	1
DEC R1	R1←R1-1	1
BNZ LOOP	Branch on not zero	2
HALT		Stop

Assume that the content of memory location 3000 is 10 and the content of the Register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 1000. All the Numbers are in decimal.

Q.7

Assume that the memory is byte addressable and the word size is



32 bits. If an interrupt occurs during the execution of the instruction "INC R3", what return address will be pushed on to the stack?

[2 marks]

(a) 1005

(b) 1020

(c) 1024

(d) 1040

