

COMPUTER SCIENCE




Computer Organization and Architecture

Instruction Pipelining

Lecture_04

Vijay Agarwal sir



An orange diamond-shaped sign with a black border, mounted on a white pole. The sign contains the text 'TOPICS TO BE COVERED' in black, bold, sans-serif capital letters.

**TOPICS
TO BE
COVERED**

A red diamond-shaped sign with a white border, mounted on the same pole as the orange sign. It contains the text '01' in white, bold, sans-serif font.

01

Pipelining Hazards



Pipeline

- Pipeline Concept
- Pipeline Design
- Execution Time in pipeline
- Performance Gain (Speed up Factor)
- Efficiency & Throughput.


Practice Question & GATE P4Q.

How to Construct Pipeline.

CPI Concept

Why clock Required

Meaning of $CPI = 1$.



How to Set this CPI in Uniform Delay Pipeline

How to Set this CPI in Non Uniform Delay pipeline.

Timing Diagram Concept

ALL GATE & NK P4Q's.

Pipelining Strategy



Similar to the use of
An assembly line in a
Manufacturing plant

To apply this concept
To instruction
Execution we must
Recognize that an
Instruction has a
Number of stages

New inputs are
Accepted at one end
Before previously
Accepted inputs
Appear as output at
The other end


- ❑ Pipelining is a mechanism which is used to improve the performance of the system in which task (Instruction) are executed in overlapping manner.
- ❑ Pipelining is a decomposition technique that means the problem is divided into sub problem & Assign the sub problem to the pipes then operate the pipe under the same clock.

Let us consider 4 segment pipeline used to execute 4 instruction the execution sequence as:

Segment/stages = $[S_1 \ S_2 \ S_3 \ S_4]$


Instruction: $[I_1 \ I_2 \ I_3 \ I_4]$

$n \times t_n$
 $\Rightarrow 4 \times 4 = 16 \text{ cycle}$



$n = 4, t_n = 4, \text{Non pipeline}$

Non-PIPELINE




PIPELINE
 $k = 4$
 $n = 4$

$$ET_{PIPE} = [k + (n - 1)] t_p$$

$$= k * t_p + (n - 1) t_p$$

PIPELINE

PIPELINE Design



Four-segment pipeline.

In a 10-bit computer instruction format, the size of address field is 3-bits. The computer uses expanding OP code technique and has 4 two-address instructions and 16 one-address instructions. The number of zero address instructions it can support is


A 256

B 356

☒ C 640

D 756


Ans (C).



Primitive



Derived



further Derived.

Primitive: Total Number of operation = $2^4 = 16$ operation.

Given 2AI = 4

#Free opcode After Allocating 2AI = $16 - 4 = 12$

Derived: Total # operation in LAF = Free opcode × 2^{Increment bit in opcode}

$$\Rightarrow 12 \times 2^{7-4} \Rightarrow 12 \times 2^3 \Rightarrow 12 \times 8 = 96$$

Give LAF = 16

#Free opcode After Allocating IAL = $96 - 16 = 80$.

Total # operation in OAF = $80 \times 2^{10-7} \Rightarrow 80 \times 2^3$

$\Rightarrow 80 \times 8$

$= 640$ Ans

Q.



Design D ₁	500ns	450ns	600ns	800ns
Design D ₂	600ns	820ns	780ns	650ns.

Q. What is the cycle time, latency of one instruction & Throughput in the Pipeline Design D₁ & D₂ if in Both Design D₁ & D₂ having Buffer Register b/w each stages have a Delay of 20 nsec?

Soln

Design D1	500ns	450ns	600ns	800ns
Design D2	600ns	820ns	780ns	650ns

Bubble Delay = 20ns

Design D1

$$t_{D1} = \max(\text{Stage Delay} + \text{Bubble Delay})$$
$$\Rightarrow \max(800 + 20)$$

Cycle time $t_{D1} = 820\text{ns}$

Latency of One Instⁿ / Latency of Instⁿ

$$ET_{D1} = 4 \times 820 = 3280\text{ns}$$

Design D2

$$t_{D2} = \max(\text{Stage Delay} + \text{Bubble Delay})$$

$$\text{Cycle time} = 820 + 20$$

$$t_{D2} = 840\text{ns}$$

Latency of One Instⁿ

$$ET_{D2} = \underline{4 \times 840} = 3360\text{ns}$$

Soln

Design D ₁	500ns	450ns	600ns	800ns
Design D ₂	600ns	820ns	780ns	650ns

Bubble Delay = 20ns

1st

Design D₁

$$ET_{D_1} = [k + (n-1)]t_p \Rightarrow [4 + (1-1)] \times 820$$

$$ET_{D_1} = 4 \times 820 \Rightarrow \boxed{3280 \text{ nsec}}$$

$$\text{Throughput} = \frac{1}{t_p} = \frac{1}{820 \text{ ns}}$$

Design D₂

$$ET_{D_2} = [k + (n-1)]t_p \Rightarrow [4 + (1-1)] \times 840$$

$$ET_{D_2} = 4 \times 840 \Rightarrow \boxed{ET_{D_2} = 3360 \text{ nsec}}$$

$$\text{Throughput} = \frac{1}{840 \text{ nsec}}$$


Soln $\underline{D_1} = (\underline{820ns}, 3280ns, \frac{1}{820})$

$$D_2 = (840ns, 3360ns, \frac{1}{840})$$

Pipeline D_1 Performance is better than Pipeline D_2 .

PART I

- Pipeline Concept
- Performance Evaluation
- Efficiency & Throughput
- Uniform & Non Uniform Delay
PIPELINE.



$CPI = 1$

PART II

Hazards.

$$CPI \neq 1$$

$$CPI = 1 \text{ cycle}$$

\Rightarrow

1 + Something
{ Extra cycle
 ↓
 (stalls)
 ↓
 (Bubbles)

- ① Structural Hazards
- ② Data Hazards
- ③ Control Hazards

PIPE LINE-STAGES.



PIPE LINE-STAGES.


② 4 STAGE
PIPE

IF : Instⁿ Fetch

ID : Instⁿ Decode

EX : Execute

RS/WB : Write Back.



PIPE LINE-STAGES.

③ 6 STAGE PIPELINE = FI
DI
CO
FO
EI
WO.

	Time →													
	1	2	3	4	5	6	7	8	9	10	11	12	13	14
Instruction 1	FI	DI	CO	FO	EI	WO								
Instruction 2		FI	DI	CO	FO	EI	WO							
Instruction 3			FI	DI	CO	FO	EI	WO						
Instruction 4				FI	DI	CO	FO	EI	WO					
Instruction 5					FI	DI	CO	FO	EI	WO				
Instruction 6						FI	DI	CO	FO	EI	WO			
Instruction 7							FI	DI	CO	FO	EI	WO		
Instruction 8								FI	DI	CO	FO	EI	WO	
Instruction 9									FI	DI	CO	FO	EI	WO

Timing Diagram for Instruction pipeline operation

Note

Stages may be Varying

Like Sometimes 2 Stage

4 Stage

5 Stage

6 Stage

etc.

given in
Question.

Additional Stages



① Fetch Instruction (FI)

- ❖ Read the next expected Instruction into a buffer.

② Decode Instruction (DI)

- ❖ Determine the opcode and the operand specifiers.

③ Calculate operands (CO)

- ❖ Calculate the effective address of each source operand.
- ❖ This may involve displacement, register indirect or other forms of address calculations.

④ Fetch Operands (FO)

- ❖ Fetch each operand from memory.
- ❖ Operands in register need not be fetched.


⑤ Executed Instruction (EI)

- ❖ Perform the indicated operation and store the result, if any, in the specified destination operand location

⑥ Write Operand (WO)

- ❖ Store the result in memory

But we generally we use Classical Pipeline



RISC Pipeline: '5 stage'

RISC / MIPS Pipeline

5 Stage Pipeline

RISC PIPELINE



In The RISC Pipeline 5 Stages:

1. **Instruction Fetch** {IF Stage} IF
2. **Instruction Decode** {ID Stage} ID
3. **Execute** {EX Stage} EX
4. **Memory Access** {MA Stage} MA
5. **Write Back** {WB Stage} WB

IF
ID
EX
MA
WB.

RISC Pipeline

- ① IF (Instⁿ Fetch).
- ② ID (Decode & Register Read)
- ③ EX
- ④ MA
- ⑤ WB.

1. Instruction Fetch {IF Stage}: In this stage Instruction is fetched from Memory.

2. Instruction Decode {ID Stage} : In this Stage 2 operation are performed:

(i) Decode the instruction (Decode & Register Read).

(ii) Operand loading(fetching) from the register file .

This stage also contain comparator circuit to evaluate the branch condition.

Note

RISC PIPELINE



3. Execute {EX Stage}: In this stage Data Processing (ALU Operations) are performed

4. Memory Access {MA Stage} : In this Stage Operand (Data) will be accessed from memory(load or store).

5. Write Back {WB Stage} : ^(Register Write) In this stage Register write (Operand storing into reg. file) operation performed.

Register Write

Additional Stages



❑ Fetch Instruction (FI)

- ❖ Read the next expected Instruction into a buffer.

❑ Decode Instruction (DI)

- ❖ Determine the opcode and the operand specifiers.

❑ Calculate operands(CO)

- ❖ Calculate the effective address of each source operand.
- ❖ This may involve displacement, register indirect or other forms of address calculations.

❑ Fetch Operands(FO)

- ❖ Fetch each operand from memory.
- ❖ Operands in register need not be fetched.

❑ Executed Instruction(EI)

- ❖ Perform the indicated operation and store the result, if any, in the specified destination operand location

❑ Write Operand(WO)

- ❖ Store the result in memory

	Time →													
	1	2	3	4	5	6	7	8	9	10	11	12	13	14
Instruction 1	FI	DI	CO	FO	EI	WO								
Instruction 2		FI	DI	CO	FO	EI	WO							
Instruction 3			FI	DI	CO	FO	EI	WO						
Instruction 4				FI	DI	CO	FO	EI	WO					
Instruction 5					FI	DI	CO	FO	EI	WO				
Instruction 6						FI	DI	CO	FO	EI	WO			
Instruction 7							FI	DI	CO	FO	EI	WO		
Instruction 8								FI	DI	CO	FO	EI	WO	
Instruction 9									FI	DI	CO	FO	EI	WO

Timing Diagram for Instruction pipeline operation



Pipeline Hazards

Pipeline Hazards



Occur when the
Pipeline, or some
portion of the
pipeline must stall
Because conditions
Do not permit
Continued execution

There are three
Types of hazards:

- ① Resource
- ② Data
- ③ Control



Also referred to as a
Pipeline bubble

Hazards : is a Situation that makes the Pipeline to Idle or Stalls.

① Structural Hazards (Resource Conflict)

② Data Hazards. (Data/operand)

③ Control Hazards. (Branch Instruction)

In general, there are three major difficulties that cause the instruction pipeline to deviate from its normal operation.

1. Resource conflicts caused by access to memory by two segments at the same time. Most of these conflicts can be resolved by using separate instruction and data memories.
2. Data dependency conflicts arise when an instruction depends on the result of a previous instruction, but this result is not yet available.
3. Branch difficulties arise from branch and other instructions that change the value of PC.



Hazards/Dependencies In the pipeline

- ❑ Dependency is a major problem in the pipeline, causes extra cycle.
- ❑ Cycle in the pipeline without new input is called as extra cycle. Also named as "Stall". or Bubbles
- ❑ When stall is present in the pipeline then $CPI \neq 1$.
- ❑ There are 3 kinds of dependencies possible in the pipeline-
 - I. Structural dependency/ Structural Hazards
 - II. Data dependency/ Data Hazards
 - III. Control dependency/ Control Hazards

Hazards Meaning/working.

5 Stage Pipeline.

Normal Execution

		cc1	cc2	cc3	cc4	cc5	cc6	cc7
I ₁ :								
I ₂ :	(I ₁):	IF	ID	EX	MA	WB		
	(I ₂)		IF	ID	EX	MA	WB	



Hazards Meaning/working.

$I_1: \text{ADD } r_1, r_2, r_3; \underline{r_1} \leftarrow r_2 + r_3$
 $I_2: \text{MUL } r_4, r_1, r_5 \quad r_4 \leftarrow \underline{r_1} * r_5$

5 Stage Pipeline.

Instruction I_2 Data Dependant on I_1

	cc1	cc2	cc3	cc4	cc5	cc6	cc7
I_1 :	IF	ID	EX	MA	WB		
I_2		IF	ID				

~~r_1~~ Stalls.
Bubble / Extra cycle

① Structural Dependency / Hazards.

Structural Dependency is created in the Pipeline when Two or More Phase Require the Same Resource at the Same time & they are Not able to Run Simultaneously.

- Structural Dependency is created in the Pipeline Due to Resource Conflict.
- Resource May be Registers, functional Unit, ALU, Memory etc.

Instruction Fetch (IF) \Rightarrow MEM.

Instⁿ Decode

Execute [ALU]

Memory Access \Rightarrow [MEM].

Structural Dependency



	cc1	cc2	cc3	cc4	cc5	cc6	cc7	cc4
I ₁	MEM	ID	EX	MEM	WB			In clock cycle [cc] ₄
I ₂		MEM	ID	EX	MEM	WB		Both I ₁ &
I ₃			MEM	ID	EX	MEM	WB	I ₄ Accessing
I ₄				MEM				the same Resource
								'Memory'

'Resource Conflict'

This Situation is called Resource Conflict so
So, (I₁ & I₄) Not go for execution

So Here Both I_1 & I_4 Can not go for execution.

So keep I_4 into the waiting until the Resource become Available

This waiting creates 'Stalls/Bubbles/Extra cycle' in the Pipeline.

Structural Dependency



	cc1	cc2	cc3	cc4	cc5	cc6	cc7
I_1 :	MEM	ID	EX	MEM	WB		
I_2 :		MEM	ID	EX	MEM	WB	
I_3 :			MEM	ID	EX	MEM	WB
I_4 :				MEM	MEM	MEM	MEM




3 Extra Cycle
Stalls/Bubbles

Here I_1 is accessing the Memory to Store the Data.

&

I_2 is Accessing the Memory to Fetch the Instruction



To minimize the stalls due to structural dependency
one hardware mkism is used called as Renaming.

Renaming state the Divide the Memory into
independent module to store the Instruction &
Data Separately Called Instruction/Code Memory &
Data Memory (DM) Respectively. (CM/DM)

Structural Dependency



	cc1	cc2	cc3	cc4	cc5	cc6	cc7
I ₁ :	CM	ID	EX	<u>DM</u>	WB		
I ₂ :		CM	ID	EX	DM	WB	
I ₃ :			CM	ID	EX	DM	WB
I ₄ :				<u>CM</u>	ID	EX	DM WB

No Stalls.



**THANK
YOU!**

