

# CS & IT ENGINEERING

## Computer Organization & Architecture

1500 Series

Lecture No. – 03

By- Vijay Agarwal Sir







# Recap of Previous Lecture



**Topic**

Clock Cycle Concept.

**Topic**

Machine Instruction

**Topic**

Expand Opcode Techniue

**Topic**

Addressing Modes



# Topics to be Covered



**Topic**

Expand Opcode Techniue

**Topic**

ALU Data Path

**Topic**

Micro Operation & Micro Program

**Topic**

Control Unit



#Q. Consider the following assembly level program for a hypothetical processor.

$R_1$ ,  $R_2$  and  $R_3$   
are 32-bit registers.

MOV  $R_1$ , #0

MOV  $R_2$ , #1

CMP  $R_3$ , #0

BEQ DONE

X:

ADD  $R_2$ ,  $R_1$ ,  $R_2$  ;  $R_2 \leftarrow R_1 + R_2$

SUB  $R_1$ ,  $R_2$ ,  $R_1$  ;  $R_1 \leftarrow R_2 - R_1$

SUB  $R_3$ ,  $R_3$ , #1 ;  $R_3 \leftarrow R_3 - 1$

BNE X

DONE:

If the initial value of  $R_3$  is 10, what will be the value of  $R_2$  (in decimal)?

$R_1 = 0$

;  $R_2 = 1$

; Compare  $R_3$  with 0

; Branch to DONE if zero flag is set

; Jump to X if zero flag is not set.

A

55

Ans (B)

B

89

C

144

D

None of these



$I_1: \text{ADD } R_2 \leftarrow R_1 + R_2$   
 $I_2: \quad \quad R_1 \leftarrow R_2 - R_1$   
 $I_3: \text{SUB } R_3 \leftarrow R_3 - 1$

$R_1 = 0$   
 $R_2 = 1$   
 $R_3 = 10$

$I_1: R_2 = 0 + 1 = R_2 = 1$   
 $I_2: R_1 = 1 - 0 = R_1 = 1$   
 $I_3: R_3 = 10 - 1 = R_3 = 9$   
 $I_1: R_2 = 1 + 1 = R_2 = 2$   
 $I_2: R_1 = 2 - 1 = 1$   
 $R_3 = 9 - 1 = 8$

$I_1: R_2 = 1 + 2 = 3$   
 $I_2: R_1 = 3 - 1 = 2$   
 $R_3 = 8 - 1 = 7$   
 $I_1: R_2 = 2 + 3 = 5$   
 $I_2: 5 - 2 = 3$   
 $R_3 = 7 - 1 = 6$

$I_1: 3 + 5 = R_2 = 8$   
 $I_2: 8 - 3 = 5$   
 $I_3: R_3 = 6 - 1 = 5$

$R_2$	
1	-
2	-
3	-
5	-
8	-
13	-
21	-
34	-
55	-
89	-



## [MCQ]




Consider a design will expand opcode technique with 12bit instructions, where a register operand requires 3 bits. There are 24 – 2 address instruction consisting of two register operands, and 5-one address instructions consisting of one memory operand of 8 bits. Then find the number of 0-address instruction in the system possible.

- (a) 512
- (b) 1024
- (c) 2048

(d) ~~Not possible with the given instruction size.~~

None of these.




$$\begin{aligned} \text{Total} &= 11 \times 2^{6-4} \\ \text{operation} &= 11 \times 4 \\ &\Rightarrow 44 \end{aligned}$$

$$\begin{aligned} \text{Given} &= 24 \\ \text{Free} &= 44 - 24 = 20 \end{aligned}$$

$$20 \times 2^{12-6} \Rightarrow 20 \times 2^6$$

$$\Rightarrow 20 \times 64 = 1280 \text{ Ans}$$



$$\begin{aligned} \text{Total \#} &= 2^4 \\ \text{operation} &= 16 \end{aligned}$$

$$\begin{aligned} \text{Given} &= 5 \\ \text{Free} &= 16 - 5 \\ &= 11 \end{aligned}$$



#Q. in  $X = \frac{(M+N \times O)}{(P \times Q)}$ , how many one-address instruction are required to evaluate it?

A 4

C 8

Ans (C)

B 6

D 10

$I_1$ : LOAD P:  $AC \leftarrow M[P]$

$I_2$  MUL Q:  $AC \leftarrow AC * Q$

$I_3$  STORE T:  $M[T] \leftarrow AC$

$I_4$  LOAD N:  $AC \leftarrow M[N]$

$I_5$  MUL O:  $AC \leftarrow AC * O$

$I_6$  ADD M:  $AC \leftarrow AC + M$

$I_7$  DIV T:  $AC \leftarrow AC / M[T]$

$I_8$  STORE X:  $M[X] \leftarrow AC$   
8 Instrn.



#Q. A computer supports 32-bit wide instructions and 8-bit wide addresses. If it supports  $x$  3-address instructions,  $y$  2-address instructions, how many 1-address instructions can be supported?  $x, y \neq 0$

A

$2^{24}$

B

$((2^{16} - x) - y) * 2^8$


C

$((2^8 - x) - y) * 2^8$

D

$((2^{16} - x \cdot 2^8) - y) * 2^8$

Ans (D)




Primitive

$$\text{Total operation} = 2^8$$

$$\text{Given} = x$$

$$\text{Free} = (2^8 - x)$$




Derived

$$\text{Total operation} = (2^8 - x) \times 2^8$$

$$\text{Given} = y$$

$$\text{Free} = (2^{16} - x \cdot 2^8) - y$$



Further Derived

$$\text{Total} = \left[ (2^{16} - x \cdot 2^8) - y \right] \times 2^8 \quad \text{Ans}$$



T.T

#Q. Consider a hypothetical control unit which supports:

4 control signals  $\{S_0, S_1, S_2, S_3\}$

3 instruction  $\{I_1, I_2, I_3\}$

Each instruction takes 4  $\mu$ -instructor  $\{T_1, T_2, T_3, T_4\}$  to complete the execution.

The following table shows the control signals request for each  $\mu$ -operator for each instructor the control operator for  $S_0$  and  $S_3$ ?

$\mu - Op \downarrow inst \rightarrow$	$I_1$	$I_2$	$I_3$
$T_1$	$S_0, S_2$	$S_1, S_3, S_2$	$S_0, S_3, S_1$
$T_2$	$S_0, S_3, S_2$	$S_1, S_0, S_3$	$S_0, S_2, S_1$
$T_3$	$S_1, S_0, S_2$	$S_1, S_2, S_3$	$S_1, S_2$
$T_4$	$S_1, S_2, S_3$	$S_0, S_2$	$S_1, S_2$

$$S_0 = T_1(I_1 + I_3) + T_2(I_1 + I_2 + I_3) + T_3 I_1 + T_4 I_2$$

$$S_0 = T_1(I_1 + I_3) + T_2 + T_3 I_1 + T_4 I_2 \quad \text{Ans}$$

$$S_3 = T_1(I_2 + I_3) + T_2(I_1 + I_2) + T_3 I_2 + T_4(I_1 + I_2)$$

Continues ...



**A**

$$S_0 = T_1 (I_1 + I_3) + T_2 + T_3 I_1 + T_4 I_2$$

$$S_3 = T_1 (I_2 + I_3) + T_2 (I_1 + I_2) + T_3 I_2 + T_4 (I_1 + I_2)$$

Ans (a).

**B**

$$S_0 = T_1 (I_1 + I_3) + T_2 (I_1 + I_3) + T_3 I_1 + T_4 I_2$$

$$S_3 = T_1 (I_2 + I_3) + T_2 (I_1 + I_2) + T_3 I_2 + T_4 (I_1 + I_2)$$


**C**

$$S_0 = T_1 (I_1 + I_3) + T_2 + T_3 I_1 + T_4 I_2$$

$$S_3 = T_1 (I_1 + I_3) + T_2 (I_1 + I_2) + T_3 I_3 + T_4 (I_1 + I_2)$$

**D** None







## [MCQ]



Consider the following micro-operations about instruction fetch (IF):

- (i) The content of the MDR are loaded into the IR.
- (ii) The result of a memory read operation, the instruction is loaded in to the MDR.
- (iii) The content of the program counter is loaded into the MAR.

Which of the following is correct sequence of instructions fetch in micro program?

(iii)  $PC \rightarrow MAR$

(ii)  $Mem \rightarrow MBR/MDR$

(i)  $MBR \rightarrow IR$

☒ A (iii), (ii), (i)


☐ B (i), (iii), (ii)

☐ C (i), (ii), (iii)

☐ D (ii), (iii), (i)

Ans (A)








# MCQ



Consider the following data path diagram  
Consider an instruction:  $R0 \leftarrow R1 + R2$ . The following steps are used to execute it over the given data path. Assume that PC is incremented appropriately. The subscripts r and w indicate read and write operations, respectively.



1.  $R2_r$ ,  $TEMP1_R$ ,  $ALU_{add}$ ,  $TEMP2_W$
2.  $R1_r$ ,  $TEMP1_W$ ,
3.  $PC_r$ ,  $MAR_W$ ,  $MEM_r$
4.  $TEMP2_R$ ,  $RO_W$
5.  $MDR_r$ ,  $IR_W$

Which one of the following is the correct order of execution of the above steps?

- A 3, 5, 1, 2, 4
- B 2, 1, 4, 5, 3
- C 3, 5, 2, 1, 4
- D 1, 2, 4, 3, 5



Which of the following is/are INCORRECT about micro instruction?

- ☐ A Individual bits in horizontal micro instructions correspond to individual control lines. *→ CORRECT*
- ☐ B Vertical micro instructions are much shorter than horizontal ones. *Correct*
- ☒ C Vertical micro instructions are allowed *Low Degree of Parallelism* maximum parallelism.
- ☒ D Decoding is necessary in both micro instructions, horizontal as well as vertical.

*Ans (C) & (D)*

*No*



# NAT



Consider a CPU where all the instructions require 9 clock cycles to complete execution. There are 200 instructions in the instruction set. It is found that 130 control signals are needed to be generated by the control unit. While designing the horizontal micro-programmed control unit, single address field format is used for branch control logic. What is the minimum size of the control word and control address register?

$$\text{Total \# Instr}^n = 200$$


$$\text{\# cycle / Instr}^n = 9$$

$$\text{Total \# uop}^n = 200 \times 9 = 1800 \text{ uop}^n/\text{cw}$$

$$\text{Control Memory} = 1800 \text{ cw}$$

$$\text{CAR/AF} = 11 \text{ bit}$$

$$\text{Horizontal C.S} = 130 \Rightarrow \text{CF} = 130 \text{ bit}$$



130

11

$$(141, 11) \text{ Avg}$$



# MCQ



Consider the following sequence of micro -operations.

$MBR \leftarrow PC$

$MAR \leftarrow X[SP(TOS)]$

$PC \leftarrow Y(TSR)$

$Memory \leftarrow MBR$

Which one of the following is a possible operation performed by this sequence

☒ A Instruction fetch

☒ B operand fetch

☒ C Conditional branch

☒ D Initiation of interrupt service

Ans (D)



## ⑥ Instn Fetch

PC  $\rightarrow$  MAR  $\rightarrow$  MEM  $\rightarrow$  MBR  $\rightarrow$  IR

## ⑦ Operand Fetch

IR(AF)  $\rightarrow$  MAR  $\rightarrow$  MEM  $\rightarrow$  MBR  $\rightarrow$  AC/ALU.



[NAT]



Consider a CPU where all instruction takes 11 cycles to complete execution. There are total 290 instructions in an instruction set. In this 3190 control signals are needed to be generated by control unit while single address field format is used for designing the vertical micro-programmed control unit. Then the size of control memory (in byte) is 9570 Ans

$$\text{Total \textit{n} operation} = 290 \times 11 = 3190 \text{ \textit{n} operation / CW}$$

$$\text{Control Memory} = 3190 \text{ CW} \Rightarrow 2^{12}$$

$$\text{AF / CAR / NIA} = 12 \text{ bit}$$

Vertical  
 $\text{C.S} = 3190 \Rightarrow \text{CF} = 12 \text{ bit}$

12	12
CF	AF

$$\Rightarrow 1 \text{ CW} = 24 \text{ bit}$$

$$\begin{aligned} \text{CM} &= 3190 \text{ CW} \\ &\Rightarrow 3190 \times 24 \text{ bit} \\ &\Rightarrow 3190 \times 3 \text{ Byte} \\ &= 9570 \text{ Ans} \end{aligned}$$

$$\frac{24}{8} = 3 \text{ Byte}$$



## [MCQ]



Consider the following microprogram to fetch the data from the memory to CPU register ( $r_1$ ) using the indirect addressing mode:

$T_1$ :  $P \rightarrow MAR$   $\longrightarrow$   $IR \rightarrow MAR$

$T_2$ : Memory  $\rightarrow$  MBR

$T_3$ : MBR  $\rightarrow$  Q  $\longrightarrow$  MBR  $\rightarrow$  MAR

$T_4$ : Memory  $\rightarrow$  MBR

$T_5$ : Memory  $\rightarrow$  R  $\longrightarrow$  Memory  $\rightarrow$   $r_1$

What are the registers used in the place of P, Q and R variables respectively?

A  $r_1$ , PC, MAR

Ans (B)


☒ B IR, MAR,  $r_1$

C  $r_1$ , MAR, IR

D None of these



# Indirect AIM





Mumbai

2014

2015 ✓

IIT



## [MSQ]

Which of the following characteristics are correct about the design of RISC processor?

- ☒ A It support more number of registers
- ☒ B It support less number of addressing modes
- ☐ C It uses micro programmed control unit
- ☒ D It support smaller instruction set

RISC  $\Rightarrow$  Hardwired CU.

Ans (A)(B) & (D)



#Q. Consider a hypothetical control unit that support 9 groups of mutually exclusive control signals. Also assume that group-1, group-2, group-3 and group-4 are using horizontal micro-programming where as group-5, group-6, group-7, group-8, and group-9 are using vertical microprogramming. Identify which of the following is/are in correct?

Groups	G <sub>1</sub>	G <sub>2</sub>	G <sub>3</sub>	G <sub>4</sub>	G <sub>5</sub>	G <sub>6</sub>	G <sub>7</sub>	G <sub>8</sub>	G <sub>9</sub>
Control Signal	8	9	10	11	19	31	40	51	74

A

Total bits for groups (G<sub>5</sub> G<sub>6</sub> G<sub>7</sub> G<sub>8</sub> G<sub>9</sub>) is 29 bits and Total bits for control word is 42.

B

Total bits for Group (G<sub>1</sub> G<sub>2</sub> G<sub>3</sub> G<sub>4</sub>) is 38 bits and total bits for control word is 43.

C

Total bits for control word is 67 bits. → Correct

D

Total bits for control word is 46 bits

Ans (A) (B) & (D)



## Horization

$G_1 \quad G_2 \quad G_3 \quad G_4$

8    9    10    11

$$\text{bit} = 8 + 9 + 10 + 11$$

$$\Rightarrow \underline{38 \text{ bit}}$$

## Vertical

$G_5 \quad G_6 \quad G_7 \quad G_8 \quad G_9$

19    31    40    51    74

$\downarrow \downarrow \quad \downarrow \downarrow \quad \downarrow \downarrow \quad \downarrow \downarrow \quad \downarrow \downarrow$

$$\text{bits} = 5 + 5 + 6 + 6 + 7 = 29 \text{ bit}$$

$$\begin{aligned} \text{CN} &= 38 + 29 \\ &= 67 \text{ bits} \end{aligned}$$

$\left( \frac{2^{19}}{2^n} \right)$





# 2 mins Summary



✓ Topic

Expand Opcode Techniue

✓ Topic

ALU Data Path

✓ Topic

Micro Operation & Micro Program

✓ Topic

Control Unit





**THANK - YOU**