

# COMPUTER SCIENCE



## Computer Organization and Architecture

Introduction of COA

Lecture\_03



Vijay Agarwal sir



**TOPICS  
TO BE  
COVERED**

**o1**

**Memory Concept**

**o2**

**System Bus**

# Introduction.

↳ Computer Generation.


CO & CA

## Component of the Computer

- ① CPU
- ② memory
- ③ I/O

PC  
MAR  
MBR  
IR  
AC  
GPR  
SP  
PCW.

## Instruction Cycle.







## Interrupt

After completion of Current Instn Execution

Interrupt will be serviced.





**Q.1**

Consider the following program segment execute on Hypothetical processor. [4 Marks]



Assume that program is stored in the memory address 1000(Decimal) onwards. During the execution of  $I_6$  what could be value present in the Program counter. Assume that word size is 32 bit & memory is Byte Addressable?

Instruction	Size (in words)
$I_1$	2
$I_2$	1
$I_3$	1
$I_4$	3
$I_5$	1
$I_6$	2
$I_7$	1



**Q.2**

Consider the following program segment execute on [4 Marks] Hypothetical processor.



Assume that word size is 32 bit & memory is word addressable.

The program is stored in the memory at address 1000 (Decimal) onwards. During the execution of  $I_5$ . What could be value present in the program counter?

Instruction	Size (in words)
$I_1$	2
$I_2$	1
$I_3$	1
$I_4$	3
$I_5$	1
$I_6$	2
$I_7$	1



Q.

Consider the following Program Segment for a hypothetical CN.



Instruction	Meaning	Instruction size (in words)
I <sub>1</sub> MOV r <sub>0</sub> , 2000	r <sub>0</sub> ← M[2000]	3w
I <sub>2</sub> MOV r <sub>1</sub> , 3000	r <sub>1</sub> ← M[3000]	3w
I <sub>3</sub> MUL r <sub>0</sub> , r <sub>1</sub>	r <sub>0</sub> ← r <sub>0</sub> * r <sub>1</sub>	1w
I <sub>4</sub> MOV 6000, r <sub>0</sub>	M[6000] ← r <sub>0</sub>	3w
I <sub>6</sub> HALT	Machine Halt	1w

F&amp;D

3w

3x3

+4

= 13

3w

3x3

+4

= 13

1w

1x3

+6

= 9

3w

3x3

+4

= 13

1w

1x3

= 3

51 cycle

Let the Clock Cycle required for various operation be as follows:

Instruction Fetch & Decode: 3 clock cycle per word

MUL with both operand & stored in register: 6 Clock Cycle.

Register to/from memory transfer: 4 clock cycle

The total number of clock cycle required to execute the program is \_\_\_\_



Q.

Consider the following program segment for a hypothetical CPU Having three users registers R1, R2 and R3.

[GATE-2 Marks]

Instruction	Operation	Instruction size (in words)
MOV R1, 5000	$R1 \leftarrow \text{Memory}[5000]$	2    1000-1001
MOV R2, (R1)	$R2 \leftarrow \text{Memory}[(R1)]$	1    1002
<u>ADD R2, R3</u>	$R2 \leftarrow R2 + R3$	1    1003
MOV 6000, R2	$\text{Memory}[6000] \leftarrow R2$	2    1004-1005
HALT	Machine Halts	1    1006

Consider that the memory is word addressable with size 32 bits and the program has been loaded starting from memory location 1000 (decimal). If an interrupt occurs during the ADD instruction, what will be the return address pushed on to the stack

(a) 1007

(b) 1004

(c) 1005

(d) 1016



1 Word Size = 32 bit  
= 4 Byte

1000	$I_1$	32 bit 2 word
1001	$I_1$	
1002	$I_2$	
1003	$I_3$	
1004	$I_4$	
1005	$I_4$	
1006	$I_5$	



Consider the following program segment for a hypothetical CPU Having three users registers R1, R2 and R3.

[GATE-2 Marks]

Instruction	Operation	Instruction size (in words)
MOV R1, 5000	$R1 \leftarrow \text{Memory}[5000]$	2    1000 – 1007
MOVR2, (R1)	$R2 \leftarrow \text{Memory}[(R1)]$	1    1008 – 1011
ADD R2, R3	$R2 \leftarrow R2 + R3$	1    1012 – 1015
<u>MOV 6000, R2</u>	$\text{Memory}[6000] \leftarrow R2$	2    1016 – 1023
HALT	Machine Halts	1    1024 – 1027

Consider that the memory is *Byte* addressable with size 32 bits and the program has been loaded starting from memory location 1000 (decimal). If an interrupt occurs while the CPU has been halted after executing the *MOV 6000, R2* instruction,

the return address (in decimal) saved in the stack will be

(a) 1007

(b) 1020

✓ (c) 1024

(d) 1028



Byte Addressable.

1 Word = 32 bit

$\approx$  4 Byte.

2 Word =  $2 \times 4 = \underline{\underline{8 \text{ Byte}}}$

Q.

Consider the following program segment for a hypothetical CPU Having three users registers R1, R2 and R3.

[GATE-  
2 Marks]



Instruction	Operation	Instruction size (in words)
MOV R1, 5000	$R1 \leftarrow \text{Memory}[5000]$	2w
MOV R2, (R1)	$R2 \leftarrow \text{Memory}[(R1)]$	1w
ADD R2, R3	$R2 \leftarrow R2 + R3$	1w
MOV 6000, R2	$\text{Memory}[6000] \leftarrow R2$	2w
HALT	Machine Halts	1w

F&D + Execute.

$$2 \times 2 + 3 = 7$$

$$1 \times 2 + 3 = 5$$

$$1 \times 2 + 1 = 3$$

$$2 \times 2 + 3 = 7$$

$$1 \times 2 + 0 = 2$$

24 cycle

Let the clock cycles required for various operations be as follows:

Register to/from memory transfer:

3. Clock cycles.

ADD with both operand in register

1. Clock cycle

Instruction fetch and decode:

2. Clock cycles per word.

The total number of clock cycle required to execute the program is

- (a) 29 (b) 24 (c) 23 (d) 20

I<sub>1</sub>  
I<sub>2</sub>  
I<sub>3</sub>  
I<sub>4</sub>  
I<sub>5</sub>



## COMMON DATA QUESTION (5 - 7)

Consider the following program segment, Here R1, R2 and R3 are the general purpose register.

Instruction	Operation	Instruction size (no. of words)
MOV R1, (3000)	$R1 \leftarrow M[3000]$	2
LOOP;		
MOV R2, M[R3]	$R2 \leftarrow M[R3]$	1
ADD R2, R1	$R2 \leftarrow R1 + R2$	1
MOV (R3), R2	$M[R3] \leftarrow R2$	1
INC R3	$R3 \leftarrow R3 + 1$	1
DEC R1	$R1 \leftarrow R1 - 1$	1
BNZ LOOP	Branch on not zero	2
HALT		Stop

Assume that the content of memory location 3000 is 10 and the content of the Register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 1000. All the Numbers are in decimal.

**Q.5**

Assume that the memory is word addressable. The number of memory references for accessing the data in executing the program completely is

[2 marks]

- (a) 10    (b) 11    (c) 20    ✓ (d) 21

$$1 + 2 \times 10$$

$$= \textcircled{21}$$



## COMMON DATA QUESTION (5 - 7)

Consider the following program segment, Here R1, R2 and R3 are the general purpose register.

Instruction	Operation	Instruction size (no. of words)
MOV R1, (3000)	$R1 \leftarrow M[3000]$	2
LOOP:		
MOV R2, M[R3]	$R2 \leftarrow M[R3]$	1
ADD R2, R1	$R2 \leftarrow R1 + R2$	1
MOV (R3), R2	$M[R3] \leftarrow R2$	1
INC R3	$R3 \leftarrow R3 + 1$	1
DEC R1	$R1 \leftarrow R1 - 1$	1
BNZ LOOP	Branch on not zero	2
HALT		Stop

Assume that the content of memory location 3000 is 10 and the content of the Register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 1000. All the Numbers are in decimal.

**Q.6**

Assume that the memory is word addressable. After the execution of this program, the content of memory location 2010 is

[2 marks]

- ✓ (a) 100      (b) 101      (c) 102      (d) 110



## COMMON DATA QUESTION (5 - 7)

Consider the following program segment, Here R1, R2 and R3 are the general purpose register.

Instruction	Operation	Instruction size (no. of words)
1 MOV R1, (3000)	$R1 \leftarrow M[3000]$	2 1000 - 1007
2 LOOP:		
3 MOV R2, M[R3]	$R2 \leftarrow M[R3]$	1 1008 - 1011
4 ADD R2, R1	$R2 \leftarrow R1 + R2$	1 1012 - 1015
5 MOV (R3), R2	$M[R3] \leftarrow R2$	1 1016 - 1019
6 INC R3	$R3 \leftarrow R3 + 1$	1 1020 - 1023
7 DEC R1	$R1 \leftarrow R1 - 1$	1 1024 - 1027
8 BNZ LOOP	Branch on not zero	2 1028 - 1035
9 HALT		Stop

Word

1000 - 1007

1008

1009

1010

1011

1012

1013 - 1014

Assume that the content of memory location 3000 is 10 and the content of the Register R3 is 2000. The content of each of the memory locations from 2000 to 2010 is 100. The program is loaded from the memory location 1000. All the Numbers are in decimal.

**Q.7**

Assume that the memory is byte addressable and the word size is 32 bits. If an interrupt occurs during the execution of the instruction "INC R3", what return address will be pushed on to the stack? [2 marks]

(a) 1005

(b) 1020

☒ (c) 1024

(d) 1040

1 word = 32 bit

1 word  $\Rightarrow$  4 Byte




## Component of Computer.

- ① CPU
- ② memory
- ③ I/O.

# SYSTEM BUS

System bus is a Collections of Lines which are Used to Provide the Communication between Major Component of the Computer. (Memory, I/O, CPU)







System Bus contain 3 type of Lines/Bus.


① Address Line / Address BUS.

② Data Line / Data BUS.

③ Control Line / Control BUS.

① Address Line (AL) / Address Bus: Address line are used to carry the Address towards memory & I/O.

Note Address line are Unidirectional.






② Data Line: [D.L]: Data Line are Used to Carry the Data (Binary Sequence)



Note

Data line are Bidirectional.



③ Control Line [C.L] : Control Line are Used to Carry the Control Signal.

Control Lines individually Unidirectional & Collectively Bidirectional.







## Memory

memory Read : Memory to CPU.


memory Write : CPU to Memory.

(LD)

LOAD : Memory Read


STORE : Memory Write.  
(ST)

# SYSTEM BUS:






## Read operation (memory Read)



## Write operation (Memory write).






## Memory Read

LOAD  $\text{r}_0$  [6000]

$\text{r}_0 \leftarrow M[6000]$

$\boxed{\text{r}_0 \leftarrow 11}$




## Memory Write


STORE [7000],  $\text{r}_1$

$M[7000] \leftarrow \text{r}_1$

$\boxed{M[7000] \leftarrow 51}$



# Memory







## Memory

- Memory is organized into equal parts, each part is called Cells.
- Each Cell is Identified by a Unique Number Called as address.

Memory is Represented as  $2^n \times m$ .



$n$ : Number of Address line (A.L)

$m$ : Number of Data line (D.L)

A.L  $\Rightarrow$  Specifying the Capacity of the Memory

D.L  $\Rightarrow$  Specifying the Capacity of the Data [Cell Size]

$n$  bit Address line Can Represent  $2^n$  Memory Cells.  
(Range 0 to  $2^n - 1$ ) Memory Starts from '0'.



$$2^1 = 2$$

$$2^2 = 4$$

$$2^3 = 8$$

$$2^4 = 16$$

$$2^5 = 32$$

$$2^6 = 64$$

$$2^7 = 128$$

$$2^8 = 256$$

$$2^9 = 512$$

$$2^{10} = 1024 \text{ (1K)}$$

1 Byte = 8 bit.

1 Nibble = 4 bit.

$$2^{10}_B = 1K \text{ (Kilo)}_B$$

$$\approx 10^3 \text{ (PW)}$$

$$2^{20}_B = 1M \text{ (Mega)}_B \approx [1024 KB] \approx 10^6$$

$$2^{30}_B = 1G \text{ (Giga)}_B \approx [1024 MB] \approx 10^9$$

$$2^{40}_B = 1T \text{ (Tera)}_B \approx [1024 GB] \approx 10^{12}$$

$$2^{50}_B = 1P \text{ (Peta)}_B \approx [1024 TB]$$

$$2^{60}_B = 1E \text{ (Exa)}_B \approx [1024 PB]$$

$$2^{70}_B = 1Z \text{ (Zetta)}_B \approx [1024 EB]$$

$$2^{80}_B = 1Y \text{ (Yotta)}_B \approx [1024 ZB]$$

3 bit

000  $\Rightarrow$  0  
⋮  
111  $\Rightarrow$  7

8 [0 to 7]



Memory is Represented as  $2^n \times m$ .



n: Number of Address line (A.L)

m: Number of Data line (D.L)

A.L  $\Rightarrow$  Specify the Capacity of the Memory.

D.L  $\Rightarrow$  Specify the Capacity of the Data [Cell Size]

n bit Address line Can Represent  $2^n$  Memory Cells.  
(Range 0 to  $2^n - 1$ ) Memory Starts from '0'.




① 8 Byte

$2^3 \times 8\text{bit}$

3 bit Address Line [AL]

8 bit Data Line [D.L]

3 bit Address line can  
Represent  $2^3$  cells (0 to  $2^3-1$ )





② 16 Byte

$2^4 \times 8\text{bit}$

4 bit Address line

8 bit Data line


4 bit A.L Can Represent

$2^4$  Memory Cells

$[0 \text{ to } 2^4 - 1]$

[0] 0000  
0001  
0010  
0011  
0100

[F] 1110  
1111





③

1K Byte

$2^{10} \times 8\text{bit}$

10 bit Address line (A.L)

8 bit Data line (D.L)

10 bit A.L Can Represent  
 $2^{10}$  Cells (0 to  $2^{10}-1$ )


[3FF] ||||.|||||

[000] 0000 0000 00  
0000 0000 01  
0000 0000 10

10 bit  
Address

x

$2^{10}$   
2-1





④ 64 KByte

$2^6 \cdot 2^{10} \times 8\text{bit}$


$2^{16} \times 8\text{bit}$

16 bit Address line

8 bit Data line.

$2^{16}$  Memory Cells

16 bit Address are Required  
to Represent any Cells.



④

64 KByte





⑤ 1M Byte

$2^{20} \times 8\text{bit}$

20 bit Address

8 bit Data line

$2^{20}$  memory cells

20 bit Address Required  
to Represent Any Cells

$\frac{0000}{0} \quad \frac{0000}{0} \quad \frac{0000}{0} \quad \frac{0000}{0} \quad \frac{0000}{0}$   
00000

20 bit

$\frac{1111}{F} \quad \frac{1111}{F} \quad \frac{1111}{F} \quad \frac{1111}{F} \quad \frac{1111}{F}$   
FFFFFF



1MB

⑥ 4 GByte

$$2^{30} \times 8\text{bit}$$

$$2^{32} \times 8\text{bit}$$


32 bit Address line (A.L)

8 bit Data line (D.L)

$2^{32}$  Memory cells.

32bit Hexadecimal  
value

00000000



FFFF FFFF

4GByte



Q.

The Capacity of a memory unit is defined by the Number of word Multiplied by the number of bits/word. How many separate address and data lines are needed for a memory of  $64K \times 16$ ?



(a) 8 address, 8 data line

(b) 16 address, 8 Data line

(c) 15 address, 16 Data line

✓ (d) 16 address, 16 Data line

[GATE : 2 Marks]

$$\underline{64K} \times 16$$

$$2^{16} \times 16$$

$$2^{16} \times 16$$

16 bit Address  
16 bit Data.

Q.

Consider a system which has 1024 k words. Each word has the size of 32 bits then what is the capacity of memory in MB (Mega Byte) \_\_\_\_\_



1024 k Words

1024 k X 4 Byte

$2^{10} \cdot 2^{10} \times 2^2$  Byte

$2^{22}$  Byte  $\Rightarrow 2^2 \cdot 2^{20}$  Byte

4MByte

1 Word = 32 bit

$\approx 4$  Byte



Q.

A processor can support a maximum memory of 4GB, where the memory is word-addressable (a word consists of two bytes). The size of the address bus of the processor is at least \_\_\_\_ bits.

[GATE-2016]



**THANK  
YOU!**

