

COMPUTER SCIENCE



Computer Organization and Architecture

Instruction Pipelining

Lecture_03

Vijay Agarwal sir



An orange diamond-shaped sign with a black border, mounted on a white pole. The sign contains the text 'TOPICS TO BE COVERED' in black, bold, sans-serif capital letters.

**TOPICS
TO BE
COVERED**

A red diamond-shaped sign with a white border, containing the white text '01'.

Pipelining Concepts

A red diamond-shaped sign with a white border, containing the white text '01'.

Pipelining Hazards



PIPELINE Concept

Designing of pipeline

Execution Time of pipeline

Performance Evaluation of Pipeline

Efficiency & Throughput

Uniform Delay & Non Uniform Delay pipeline.

Practice Question.


GATE - PyQ's.

Pipelining Strategy



Similar to the use of
An assembly line in a
Manufacturing plant

To apply this concept
To instruction
Execution we must
Recognize that an
Instruction has a
Number of stages




New inputs are
Accepted at one end
Before previously
Accepted inputs
Appear as output at
The other end

- ❑ Pipelining is a mechanism which is used to improve the performance of the system in which task (Instruction) are executed in overlapping manner.
- ❑ Pipelining is a decomposition technique that means the problem is divided into sub problem & Assign the sub problem to the pipes then operate the pipe under the same clock.

Let us consider 4 segment pipeline used to execute 4 instruction the execution sequence as:


Segment/stages = $[S_1 S_2 S_3 S_4]$

Instruction: $[I_1 I_2 I_3 I_4]$



$n = 4, t_n = 4$, Non pipeline

Non-PIPELINE



PIPELINE

$k = 4$


$n = 4$

PIPELINE

Let us consider 4 segment pipeline used to execute 4 instruction the execution sequence as: PIPELINING

Segment/stages = $[S_1 \ S_2 \ S_3 \ S_4]$

Instruction: $[I_1 \ I_2 \ I_3 \ I_4]$



$n = 4, t_n = 4$, Non pipeline

PIPELINE - CONCEPT

Successful.
In the Pipeline

$$\checkmark \boxed{CPI = 1}$$

Cycle Per Instruction = 1

How $CPI = 1$?

$$\text{for } \underline{n \text{ Inst}^n} \text{ ET PIPELINE} = \boxed{[k + (n-1)] \text{ Cycle}}$$

$(k-1)$ Ignored

$$1 \text{ Instruction} = \frac{k + n - 1}{n} \Rightarrow \frac{n}{n} = 1$$

$$\boxed{CPI = 1} \text{ Avg}$$

Q.1) How Design (Construct) the Pipeline?

Q.2) What is meaning of $CPI=1$ in pipeline?

Q.3) How to Set CPI in Uniform Delay Pipeline?

Q.4) How to Set this CPI in Non Uniform Delay Pipeline?


(Q.1) How Construct (Design) the Pipeline ?

PIPELINE Design

RISC \Rightarrow 5 Stage



Solⁿ If we want to construct 'N' Stage Pipeline, The entire CPU (Control Unit) is divided into 'N' functional Unit [Independent functional Unit] which is independent from each other.



Four-segment pipeline.

Independent function Unit means when one functional unit performing the one task, At the same time other functional unit performing the other task (operation)


⑧ Instruction pipeline.

At clock cycle NO 2.

I_1 is in Decode Stage,

& I_2 is in Fetch Stage

at the same time {clock cycle 2}.




Note

Characteristic of Pipeline is, in Every New Cycle
New Input Must be inserted into the Pipeline

$$CPI = 1$$

clock cycle per Instruction



① How to Set this CPI & Why clock is Required ?

Why clock is Required ?

(Salm) Because whenever we Enable the clock then operations are performed.

4

To Provide the Synchronization between the Stages.

Q.3) How to Set this CPI in Uniform Delay Pipeline?

Uniform Delay

$$t_p = \text{Stage Delay}$$

If Bubble^{OR} Delay is given

$$t_p = \text{Stage Delay} + \text{Bubble Delay}$$

PIPELINE Design

$$t_p = 20 + 2 = 22 \text{ nsec}$$



Uniform Delay Pipeline

$$\text{Time} = 22 \text{ nsec}$$



$$F = \frac{1}{22 \text{ nsec}}$$

$$\text{CPI} = 1$$

$$\text{Clock Cycle Per Inst}^n = 1 = 22 \text{ nsec}$$

$$\text{Cycle time} = 22 \text{ nsec}$$

Every CPI New Ip inserted into Pipeline [22nsec]



for Uniform Delay

Previous eg.
4 Stage

very first Instⁿ take $k \times t_p$

$$4 \times 22 +$$

$$(n-1) \times 22$$

n Task

↓
Remaining (n-1)
Instⁿ every CPI

After every cycle output

WB				I ₁	I ₂	I ₃	I ₄
EX			I ₁	I ₂	I ₃	I ₄	
WB		I ₁	I ₂	I ₃	I ₄		
IF	I ₁	I ₂	I ₃	I ₄			
	1	2	3	4	5	6	7

Q.4) How to Set this CPI in Non Uniform Delay ?


$$t_p = \text{Max (Stage Delay)}$$

If Buffer Delay is Included.


$$t_p = \text{max} \left(\begin{array}{c} \text{Stage} \\ \text{Delay} \end{array} + \begin{array}{c} \text{Buffer} \\ \text{Delay} \end{array} \right)$$

PIPELINE Design

Solⁿ Non Uniform Delay Pipeline:



Clock



$$t_p = \max(\text{Stage Delay} + \text{Bubble Delay})$$
$$28 + 2$$


$$t_p = 30 \text{ ns}$$

$$F = \frac{1}{30 \text{ ns}} \text{ Hz}$$

Q Why we Not Take Minimum ?

$$t_p = 20 + 2 \Rightarrow t_p = 22 \text{ nsec}$$

$$F = \frac{1}{22 \text{ nsec}}$$



If we take minimum (22 nsec) then Stage 1 Work finish
& Data Move from Stage 1 to Stage 2 (in ^{Reference:} Previous example)

But in 22 nsec Stage 2, Stage 3, & Stage 4 Work Not finish.

So Proper functioning & working we take Maximum.


So always takes maximum (Stage Delay + Bubble Delay)

If we take Maximum

$$t_p = 28 + 2$$

$$t_p = 30 \text{ nsec}$$

$$F = \frac{1}{30 \text{ nsec}} \text{ Hz}$$



Synchronization

If we take Maximum 30ns But Stage 1 Task finish at 22 nsec. But clock is set to be 30 nsec. Every Phase output will be available After 30 nsec.


→ When one Cycle Complete the Data given from Stage 1 to Stage 2.
So Synchronization.

② Some time Rubble Delay is also Different?

$$t_p = \max \left(\begin{array}{c} \text{Stage} \\ \text{Delay} \end{array} + \begin{array}{c} \text{Rubble} \\ \text{Delay} \end{array} \right)$$

PIPELINE Design

Solⁿ Non Uniform Delay Pipeline:




$$t_p = \max(\text{Stage Delay} + \text{Buffer Delay})$$

$$t_p = \max[(20+4), (25+6), (28+2), (28+1)]$$

$$\max(24, 31, 30, 29)$$

$$t_p = 31 \text{ nsec} \text{ Ans}$$



Additional Stages



❑ Fetch Instruction (FI)

- ❖ Read the next expected Instruction into a buffer.

❑ Decode Instruction (DI)

- ❖ Determine the opcode and the operand specifiers.

❑ Calculate operands(CO)

- ❖ Calculate the effective address of each source operand.
- ❖ This may involve displacement, register indirect or other forms of address calculations.

❑ Fetch Operands(FO)

- ❖ Fetch each operand from memory.
- ❖ Operands in register need not be fetched.

❑ Executed Instruction(EI)

- ❖ Perform the indicated operation and store the result, if any, in the specified destination operand location

❑ Write Operand(WO)

- ❖ Store the result in memory

	Time →													
	1	2	3	4	5	6	7	8	9	10	11	12	13	14
Instruction 1	FI	DI	CO	FO	EI	WO								
Instruction 2		FI	DI	CO	FO	EI	WO							
Instruction 3			FI	DI	CO	FO	EI	WO						
Instruction 4				FI	DI	CO	FO	EI	WO					
Instruction 5					FI	DI	CO	FO	EI	WO				
Instruction 6						FI	DI	CO	FO	EI	WO			
Instruction 7							FI	DI	CO	FO	EI	WO		
Instruction 8								FI	DI	CO	FO	EI	WO	
Instruction 9									FI	DI	CO	FO	EI	WO

Timing Diagram for Instruction pipeline operation

NAT **Q. 10**

Consider a non-pipelined processor with a clock rate of 2.5 gigahertz and average cycles per instruction of four. The same processor is upgraded to a pipelined processor with five stages; but due to the internal pipeline delay, the clock speed is reduced to 2 gigahertz. Assume that there are no stalls in the pipeline. The speed up achieved in this pipelined processor is 3.2. Ans

[GATE-2015(Set-1)-CS: 2M]

Ans(3.2)

Non Pipeline

Each Instⁿ takes = 4 cycle

$$\text{Cycle time} = \frac{1}{2.5\text{G}} \text{ sec}$$

$$\text{cycle time} \Rightarrow 0.4 \text{ nsec}$$

$$\begin{aligned} \text{ET in Non pipeline [tn]} &= 4 \times 0.4 \text{ nsec} \\ &= 1.6 \text{ nsec.} \end{aligned}$$

Pipeline

Each Instⁿ takes = 1 cycle 2GHz frequency

$$\text{CPT} = 1 \text{ Cycle}$$

$$\text{Cycle time} = \frac{1}{2\text{GHz}} = 0.5 \text{ nsec}$$

$$t_p = 0.5 \text{ nsec}$$

$$S = \frac{\text{ET}_{\text{NONPIPE}}}{\text{ET}_{\text{PIPE}}} = \frac{1.6}{0.5} = \underline{\underline{(3.2) \text{ Avg}}}$$

MCQ Q. 11



Consider a 4-stage pipeline processor. We want to execute a loop: For($i=1; i \leq 1000; i++$) { I1, I2, I3, I4 } where the time taken (in ns) by instruction I1 to I4 for stages S1, S2, S3, S4 is shown below:

	S1	S2	S3	S4
I1	1	2	1	2
I2	2	1	2	1
I3	1	1	2	1
I4	2	1	2	1

The Output of I1 for $i=2$ will be available after ?

[GATE-2004-CS: 2M]

☐ A 11ns

☐ B 12ns

☒ C 13ns

☐ D 28ns

	S_1	S_2	S_3	S_4
T_1	1	2	1	2
T_2	2	1	2	1
T_3	1	1	2	1
T_4	2	1	2	1

$$i=1 \quad (T_1 T_2 T_3 T_4) = \textcircled{11}$$

$$i=2 \Rightarrow \textcircled{T_1}$$

S_4					T_1	T_1 / T_2		T_3		T_4	T_1	T_1				
S_3				T_1	T_2	T_2	T_3	T_3	T_4	T_4	T_1					
S_2		T_1	T_1	T_2	T_3		T_4	T_1	T_1							
S_1	T_1	T_2	T_2	T_3	T_4	T_4	T_1									
	1	2	3	4	5	6	7	8	9	10	11	12	<u>13</u>	14	15	16

Alternate Method

	S_1	S_2	S_3	S_4
T_1	1	2	1	2
T_2	2	1	2	1
T_3	1	1	2	1
T_4	2	1	2	1

	S_1	S_2	S_3	S_4
T_1	1	3	4	6
T_2	3	4	6	7
T_3	4	5	8	9
T_4	6	7	10	11
T_5	7	9	11	(13)

Ave

MCQ Q. 12



Consider a 4-stage pipeline processor. The number of cycles needed by the four instructions I1, I2, I3, I4 in stages S1, S2, S3, S4 is shown below:

	S1	S2	S3	S4
I1	2	1	1	1
I2	1	3	2	2
I3	2	1	1	3
I4	1	2	2	2

30
25
23
Avg

What is the number of cycles needed to execute the following loop?
for (i = 1 to 2) {I1; I2; I3; I4;}

[GATE-2009-CS: 2M]

A 16

☒ B 23

C 28

D 30

	S_1	S_2	S_3	S_4
I_1	2	1	1	1
I_2	1	(3)	2	2
I_3	2	1	1	3
I_4	1	2	2	2

$i = 1 \text{ to } 2$

$\begin{matrix} \uparrow \\ \uparrow \\ \uparrow \\ \uparrow \\ \uparrow \end{matrix} \begin{matrix} I_1 \\ I_2 \\ I_3 \\ I_4 \\ I_5 \end{matrix}$

	S_1	S_2	S_3	S_4
I_1	2	3	4	5
I_2	3	6	8	10
I_3	5	7	9	13
I_4	6	9	11	15
I_1	8	10	12	16
I_2	9	13	15	18
I_3	11	14	16	21
I_4	12	16	18	(23)

$$15 \times 2 = 30$$

NAT Q. 13



Consider a 3 GHz (gigahertz) processor with a three-stage pipeline and stage latencies τ_1 , τ_2 , and τ_3 such that $\tau_1 = 3\tau_2/4 = 2\tau_3$. If the longest pipeline stage is split into two pipeline stages of equal latency, the new frequency is 4 GHz, ignoring delays in the pipeline registers.

[GATE-2016(Set-2)-CS: 2M]

Ans (4)

$$\tau_1 = \frac{3\tau_2}{4} = 2\tau_3$$

$$\tau_1 = \frac{3\tau_2}{4}$$

$$\frac{3\tau_2}{4} = 2\tau_3$$

$$\tau_1 : \tau_2 : \tau_3 \Rightarrow 6 : 8 : 3$$

$$\frac{\tau_1}{\tau_2} = \frac{3}{4} \left[\frac{6}{8} \right]$$

$$\frac{\tau_2}{\tau_3} = \frac{8}{3}$$

$$T_1 : T_2 : T_3 \Rightarrow 6 : 8 : 3$$

Assume time = π

$$T_1 = 6\pi \quad T_2 = 8\pi \quad T_3 = 3\pi$$

$$t_p = \max(6\pi, 8\pi, 3\pi)$$

$$t_p = 8\pi$$

$$\text{Frequency} = \frac{1}{\text{Time}}$$

$$3\text{GHz} = \frac{1}{8\pi}$$

$$\frac{1}{\pi} = \underline{24\text{GHz}} \quad \text{--- (eq)}$$

New Design



$$t_{p_{\text{new}}} = \max(6\pi, 4\pi, 4\pi, 3\pi)$$

$$t_{p_{\text{new}}} = 6\pi$$

$$\text{Frequency}_{\text{new}} = \frac{1}{\text{Time}_{\text{new}}}$$

$$= \frac{1}{6\pi} \Rightarrow \frac{1}{6} \times \frac{1}{\pi}$$

$$\underline{4\text{GHz}} \quad \underline{\text{Ans}}$$

$$\Rightarrow \frac{1}{6} \times 24\text{GHz}$$

NAT Q. 14



Consider two processors P_1 and P_2 executing the same instructions set. Assume that under identical conditions, for the same input, a program running on P_2 takes 25% less time but incurs 20% more CPI (clock cycles per instruction) as compared to the program running on P_1 . If the clock frequency of P_1 is 1GHz , then the clock frequency of P_2 (in GHz) is _____.

[GATE-2014(Set-1)-CS: 2M]

$$\checkmark ET = IC \times CPI \times \text{Cycle time}$$

$$ET = \#Inst^n \times \#Cycle/Inst^n \times \text{Cycle time}$$

In the Question Same No of $Inst^n$ ($\#Inst^n$ Not given)

$$ET = \overset{CPI \times \text{Cycle time}}{\text{Cycle}/Inst^n} \times \text{Cycle time}$$

$$ET_{P_1} = \underline{CPI} \times \underline{\text{Cycle time}_1}$$

$$ET_{P_2} = 1.2 \text{ CPI} \times \text{Cycle time}_2 \checkmark$$

$$ET_{P_2} = 0.75 \times ET_{P_1} \checkmark$$

$$\text{Cycle time}_{P_1} = \frac{1}{1.6 \text{ GHz}} \\ = 1 \text{ nsec}$$

$$ET_{P_2} = 1.2 \text{ CPI} \times \text{Cycle time}_2 \quad \text{--- (1)}$$

$$ET_{P_2} = 0.75 \times ET_{P_1} \quad \text{--- (2)}$$

$$0.75 \times \boxed{ET_{P_1}} = 1.2 \text{ CPI} \times \text{Cycle time}_2$$

$$0.75 \times \boxed{\cancel{\text{CPI}} \times 1 \text{ nsec}} = 1.2 \cancel{\text{CPI}} \times \text{Cycle time}_2$$

$$\text{Cycle time}_2 = \frac{0.75}{1.2} = \boxed{0.625 \text{ nsec}}$$

$$\text{Clock freq}_{P_2} = \frac{1}{0.625 \text{ nsec}} \text{ Hz} = \boxed{1.6 \text{ GHz}} \underline{\text{Ans}}$$

MCQ Q. 15



Consider the following processor design characteristics:

- I. Register-to-register arithmetic operations only.
- II. Fixed-length instruction format.
- III. Hardwired control unit.

Which of the characteristics above are used in the design of a RISC processor?

[GATE-2018-CS: 1M]

- ☐ A I and II only
- ☐ B II and III only
- ☐ C I and III only
- ☒ D I, II and III

Consider a machine with 40 MHz processor which has run a benchmark program. The executed program consists of 100,000 instruction executions, with the following instruction mix and clock cycle count. What will be the effective CPI, MIPS rate, and execution time.

Instruction Type	Instruction Count		Cycles/ Instructions
Integer arithmetic	45000	45.1.	1
Data Transfer	32000	32.1.	2
Floating point	15000	15.1.	2
Control transfer	8000	8.1.	2

$$\text{Avg CPI} = .45 \times 1 + .32 \times 2 + .15 \times 2 + .8 \times 2$$

$$\boxed{\text{Avg CPI} = 1.55 \text{ cycle}}$$

$$\text{Cycle time} = \frac{1}{40 \text{ MHz}}$$

$$\text{Avg Inst}^n \text{ ET} = 1.55 \times \frac{1}{40} \times 10^{-6} \text{ Sec}$$

$$\boxed{\text{Avg Inst ET} = 0.03875 \times 10^{-6}}$$

$$1 \text{ Dust}^n \text{ ET} = 0.3875 \times 10^{-6} \text{ sec}$$

In 1 Sec How many # Dustⁿ

$$= \frac{1}{0.3875} \times \underbrace{10^6}_M \text{ Dust}^n / \text{sec}$$

$$\Rightarrow 25.8 \text{ MIPS}$$

$$\text{Total Prog ET} = 0.03875 \times 10^{-6} \times 100000 (10^5)$$

$$\Rightarrow 0.03875 \times 10^{-1}$$

$$\Rightarrow 3.875 \times 10^{-3}$$

$$= 3.87 \text{ msec}$$

-  A CPI:3.55; MIPS: 30; Execution time:1.87 ms
-  B CPI:1.55; MIPS: 25.8; Execution time:3.87 ms
-  C CPI:5.60; MIPS: 45.8; Execution time:2.87 ms
-  D CPI:2.55; MIPS: 35.8; Execution time:4.87 ms

Which of the following is not a form of main memory ?

☐ A Instruction cache

☐ B Instruction register

☒ C Instruction opcode

☐ D Translation look-aside buffer

In a 10-bit computer instruction format, the size of address field is 3-bits. The computer uses expanding OP code technique and has 4 two-address instructions and 16 one-address instructions. The number of zero address instructions it can support is

A 256

B 356

C 640

D 756

A micro programmed control unit

- ☒ A is faster than a hardwired unit
- ☐ B Facilitates easy implementation of a new instruction
- ☐ C is useful when small programs are to be run
- ☐ D All of the above



**THANK
YOU!**

