

COMPUTER SCIENCE



Computer Organization and Architecture

ALU & Control unit

Lecture_05

Vijay Agarwal sir



**TOPICS
TO BE
COVERED**

o1

Control Unit

o2

CPU Time Calculation



Control Unit

- ① Hardwired CU Design.
- ② Micro programmed CU Design.

Control Signal

① Decoded
format

[Horizontal uprog.]


[1 bit | LCS]
[NCS \Rightarrow N bit]


② Encoded
Format

[Vertical uprog.]

[n bit $\Rightarrow 2^n$ CS
[NCS $\Rightarrow \log_2 N$ bits]]

MICRO INSTRUCTION FORMAT







GATE

Arrange the following configuration for CPU in decreasing order of operating speeds: Hardwired control, vertical micro-programming, horizontal micro-programming.



- (a) Hardwired control, vertical micro programming, horizontal micro programming.
- ✓ (b) Hardwired control, horizontal micro programming, vertical microprogramming
- (c) Horizontal micro programming, vertical micro programming. Hardwired control
- (d) Vertical micro programming, horizontal micro programming, hardwired control

Q.2

GATE

Horizontal microprogramming.



- (a) does not require use of signal decoders
- (b) Results in larger sized microinstructions than vertical microprogramming
- (c) use one bit each control signal
- (d) ✓ All of the above

Q.3



An instruction set of a processor has 125 signals which can be divided into 5 groups of mutually exclusive signals as follows:

Group 1 : 20 signals. Group 2 : 70 signals, Groups 3 : 2 signals.
Groups 4 : 10 signals, Groups 5 : 23 signals.

How many bits of the control words can be saved by using vertical microprogramming over horizontal microprogramming?

(a) 0

(b) 103

(c) 22

(d) 55

	Horizontal	Vertical
G ₁ : 20CS	20	5 bit
G ₂ : 70CS	70	7 bit #
G ₃ : 2CS	2	1 bit
G ₄ : 10CS	10	4 bit
G ₅ : 23CS	23	5 bit
	<u>125 bit</u>	<u>22 bit</u>

#bit Saved = 125 - 22
= 103 Ans

7



Consider a Hypothetical CU it has 1024 control words memory. Is support 48 control signals & 16 Flags. What is the size of the control words in bits & control memory in byte using



- (i) Horizontal Programming?
- (ii) Vertical Programming?

$$\text{Control Memory} = 1024 \text{ Control Word} \Rightarrow 2^{10} \text{ CW} \Rightarrow \boxed{\text{CM Address} \begin{array}{|c|c|c|} \hline \text{AF} & \text{NIA} & \text{CAR} \\ \hline \end{array} = 10 \text{ bit}}$$
$$\text{Flags} = 16 \text{ Flag} \Rightarrow 2^4 \text{ Flag} \Rightarrow \text{Flag} = 4 \text{ bit}$$

Horizontal Programming

$$48 \text{ Control Signal} \Rightarrow \text{CF} = 48 \text{ bit}$$

Flag	CF	AF/NIA
4bit	48bit	10bit

Vertical Programming

$$48 \text{ Control Signal} \Rightarrow \text{CF} = 6 \text{ bit}$$

$$48 = 2^n \quad (5) = 32$$
$$\begin{array}{c} 32-64 \\ \downarrow \\ 6 \text{ bit} \end{array}$$

Flag	CF	AF/NIA/CAR
4bit	6bit	10bit




Consider a Hypothetical CU it has 1024 control words memory. Is support 48 control signals & 16 Flags. What is the size of the control words in bits & control memory in byte using



- (i) Horizontal Programming?
- (ii) Vertical Programming?

Horizontal Programming



Control Memory = 1024 CW
 $\Rightarrow 1024 \times 62 \text{ bit} \Rightarrow \frac{1024 \times 62}{8} \text{ B}$
 $\approx 8 \text{ k Byte Ans}$

Vertical Programming



Control Memory = 1024 CW
 $\Rightarrow 1024 \times 20 \text{ bit} \Rightarrow \frac{1024 \times 20}{8} \text{ B}$
 $\approx 3 \text{ k Byte Ans}$



Control field of a micro Instruction support 2 groups of control signal in which Group 1 Indicate None/One of 400 control signal & Group 2 (Horizontal) Indicate 6 signals. Hardware contain 16 Flags & 32 Branch condition.


Vertical

If CAR Register size is 20 bit then what is CDR in bits & control memory in bits?

16 Flag \Rightarrow Flag = 4 bit

32 Branch Condition \Rightarrow BC = 5 bit

CAR/AF/NIA/CM Address = 20 bit




$2^9 = 256$
257-512
 \Downarrow
9 bit

log₂ 400

vertical G₁
(None/One)
400 CS
 \Downarrow
9 bit

G₂ Horizontal
6 CS
 \Downarrow
6 bit.

Control Field = 9 + 6 = 15 bit



$$\text{LCW (CDR) Size} = 5 + 4 + 15 + 20 = 44 \text{ bit}$$

$$\underline{\text{LCW}} \mid \text{CDR} = 44 \text{ bits}$$

$$\text{Control Memory} = 2^{20} \text{ CW}$$

$$\Rightarrow 2^{20} \times 44 \text{ bit}$$

$$\Rightarrow 44 \text{ m bits } \underline{\text{Ans}}$$



Consider a CPU where all the instructions require 7 clock cycles to complete execution. There are 140 instructions in the instruction set. It is found that 125 control signals are needed to be generated by the control unit. While designing the horizontal micro-programming control unit, single address field format is used for branch control logic. What is the minimum size of the control word and control address register?

- (a) 125, 7
- (b) 125, 10
- (c) 135, 7
- ✓ (d) 135, 10

[GATE IT 2008]

Total Number of Instruction = 140

Cycle/Instⁿ = 7 Cycle

Total # cycle/operation/Instⁿ = $140 \times 7 = 980$ operation/CW

Control memory = 980 CW. $\approx 2^n$

AF/CAR/NIA/CMAdd = 10 bit

Horizontal

$$125 \text{ CS} = \text{CF} = 125 \text{ bit}$$

CF	AF(CMAdd)
----	-----------

$$\Rightarrow 125 + 10 = 135$$

125 10

135, 10



A micro program control unit is required to generate a total of 25 control signals. Assume that during any microinstruction at most two control signals are active. Minimum number of bits required in the control word to generate the required control signal.

[GATE CSE 1996]


(a) 2

(b) 2.5

☒ (c) 10

(d) 12

$25CS \Rightarrow 5bit$





A Hypothetical processor contain word length of 12 bits. It support 1 word opcode. Each Instruction takes 8 cycles to compete the execution. Processor contain 256 control signal & 16 flags. Processor used Horizontal Control Unit. 64 Branch is used then what is the size of CAR & CDR in bits of control memory?



Word length = 12 bit

OPCODE = 1 Word = 12 bit

Total #Instⁿ/operation = 2^{12} Instruction

#cycle/Instⁿ = 8 Cycle/Instⁿ

Total # uInstⁿ/uoperⁿ/CW = $2^{12} \times 8$

$\Rightarrow 2^{15}$ uInstⁿ/CW

$$\text{Control Memory} = 2^{15} \text{ CW.}$$

$$\text{AF/CW Add [CAR]} = 15 \text{ bit}$$

16 Flag \Rightarrow Flag = 4 bit

64 Branch Condition = BC = 6 bit

Horizontal: 256 CS \Rightarrow 256 bits



$$\begin{aligned}\text{Control memory} &= 2^{15} \text{ CW} \\ &= 2^{15} \times 281 \text{ bits} \quad \underline{\text{Ans}}\end{aligned}$$

RISC Reduced Instruction set computer	CISC Complex Instruction set computer
✓ 1. It support less number of addressing Mode (AM)	1. It support more number of AM. ✓
✓ 2. It support smaller Instruction set	2. It support larger Instruction set. ✓
✓ 3. It support <u>more number of Register</u>	3. It support <u>less number of Register</u>
✓ 4. It support <u>fixed length Instruction</u>	4. It support variable length Instruction
✓ 5. It support 1 Instruction per cycle (<u>CPI=1</u>) (<u>Cycle per Instruction =1</u>)	5. It support number 1 Instruction Per cycle (CPI \neq 1)
✓ 6. It support <u>pipeline successfully</u>	6. It support unsuccessful Pipeline
✓ 7. It is the <u>expensive processor used in Real Time application</u>	7. It is the low expensive processor
✓ 8. <u>It is a super computer</u>	8. General Purpose computer
9. It uses hardwired control unit. (<u>Motorola processor, power processor, ARM processor</u>)	✓ 9. It uses microprogrammed (vertical) control unit (<u>Pentium processor</u>)

Q.

Consider the following processor design characteristics:

- ✓ I. Register-to-register arithmetic operations only.
- ✓ II. Fixed-length instruction format.
- ✓ III. Hardwired control unit.

Which of the characteristics above are used in the design of a RISC processor?

[2018: MCQ 1M]

A I and II only

B II and III only

C I and III only

✓ D I, II, and III only

Q.



Consider three floating point numbers A, B and C stored in registers R_A , R_B and R_C , respectively as per IEEE-754 single precision floating point format. The 32-bit content stored in these registers (in hexadecimal form) are as follows.

$R_A = 0 \times \underline{C1400000}$	$R_B = 0 \times 42100000$	$R_C = 0 \times 41400000$
---------------------------------------	---------------------------	---------------------------

Which one of the following is FALSE?

[2022: MCQ 2M]

- A. $A + C = 0$
- B. $C = A + B$
- C. $B = 3C$
- D. $(B - C) > 0$

H.W

✓ ① Introduction of COA

✓ ② MLC Instⁿ & AM

✓ ③ Floating Point Representation

✓ ④ ALU Data Path & Control Unit

V.V. Imp.

⑤ Pipelining



My Computer Properties

2/3/3.8 GHz Processor.

✓ 32 bit Processor \Rightarrow word length = 32 bit

✓ 4 GB RAM $\Rightarrow 2^{32} \times 8 \text{ bit}$

✓ 1TB Hard Disk.



$$10^3 = 1 \text{ Kilo}$$

$$10^6 = 1 \text{ Mega/million}$$

$$10^9 = 1 \text{ Giga}$$

① Cycle

② Cycle Time

→ Prog ET

CPU Time Calculation

MIPS [Millions of Instⁿ Per Second]

SUPER Computer: FLOPS (Floating Point operation Per Second)

1GHz Processor

$$\text{Time} \propto \frac{1}{\text{Frequency}}$$


$$\text{Cycle time} \propto \frac{1}{\text{Clock frequency}}$$

1GHz

$$\text{cycle time} = \frac{1}{10^9 \text{ sec}} = 10^{-9} \text{ sec}$$
$$= \frac{1}{10^9 \text{ sec}} = \underline{1 \text{ nsec}}$$

Constant
frequency


[eg 1GHz]



CPU Time Calculations

- ❑ CPU Time Calculations Program Execution Time.
- ❑ Program Execution time is calculated based on the clock.
- ❑ Processor contain clock pins & these clock pin is externally connected with the clock generator.
- ❑ (or)
- ❑ So in the computer system all the operation are controlled by the clock, so CPU contain clock pins which is externally connected with clock generator.

- ❑ Clock Generator is operating with a constant frequency to generate the clock pulse [clock signal].
- ❑ These clock signals are carried into the CPU through (with the help of) Clock pin. So CPU operation are controlled by the clock signal.




❑ Program E.T (Execution Time) is calculated based on 2 factor

1) Cycle


2) Cycle Time

1) Cycle: Cycle is defined as clock pulse transition either from rising edge to rising edge (or) falling edge to falling edge.

Rising edge



Falling edge



2) Cycle Time: The time required to transfer the pulse either from rising edge to rising edge or falling edge to falling edge is called as cycle time.

Cycle time depends on the clock frequency.

$$\text{Cycle time} \propto \frac{1}{\text{Clock frequency}}$$



$$\text{Cycle time} \propto \frac{1}{\text{Clock frequency}}$$

Example: 1 GHz clock is used.

$$\text{Cycle time} = \frac{1}{1\text{GHz}} \text{ sec}$$

$$= \frac{1}{10^9} \text{ sec}$$

$$= 10^{-9} \text{ sec}$$

$$\text{Cycle time} = 1\text{ns (nanosecond)}$$

2GHz Processor.

$$\text{Cycle time} = \frac{1}{2\text{GHz}} \text{ sec}$$

$$\Rightarrow \frac{1}{2} \times 10^{-9} \text{ sec}$$

$$\text{Cycle time} = 0.5 \text{ nsec. } \underline{\text{Ans}}$$

1980 $\xrightarrow{\text{km}^2}$ 1 MHz
1985

Toolbox - GHz

⑧ In Program we have 100 Instⁿ, & each Instⁿ takes 6 clock cycle. operating at 1GHz Processor
Prog. ET ?

$$\text{Cycle time} = \frac{1}{1\text{GHz}} = 1\text{ns}$$

Solⁿ

100 Instⁿ Each takes 6 Cycle.

$$\text{Total cycle in Program} = 100 \times 6 = 600 \text{ Cycle}$$

$$\begin{aligned}\text{Prog. ET} &= 600 \times 1\text{ns} \\ &= 600\text{ns}\end{aligned}$$

⑧ In Program we have 100 Instⁿ, & each Instⁿ takes 6 clock cycle, operating at 2GHz Processor
Prog. ET ?

$$\text{Cycle time} = \frac{1}{2\text{GHz}} = 0.5\text{ns}$$

(Solⁿ)

100 Instⁿ Each takes 6 Cycle.

$$\text{Total cycle in Program} = 100 \times 6 = 600 \text{ Cycle}$$

$$\begin{aligned}\text{Prog. ET} &= 600 \times 0.5\text{ns} \\ &= 300\text{ns}\end{aligned}$$

⑧ In Program we have 100 Instⁿ, & each Instⁿ takes 6 clock cycle, operating at 4GHz Processor
Prog. ET ?

$$\text{Cycle time} = \frac{1}{4\text{GHz}} = 0.25\text{nsec}$$

Solⁿ

100 Instⁿ Each takes 6 Cycle.

$$\text{Total cycle in Program} = 100 \times 6 = 600 \text{ Cycle}$$

$$\begin{aligned}\text{Prog. ET} &= 600 \times 0.25 \text{ nsec} \\ &= 150 \text{ nsec}\end{aligned}$$

Instruction
count

100 Instⁿ

⇒

CPI

Each take 6 cycles

⇒ 100 × 6 =

600 cycle

1GHz

⇒

cycle time = 1 nsec

⇒ 600 × 1 nsec =

600 nsec

Ans

100

Program [CPU] Time:

- ① Instruction Count [IC]
- ② CPI [Cycle Per Instⁿ]
- ③ Cycle time.

40 Instⁿ ⇒ 8 cycle

30 Instⁿ ⇒ 6 cycle

30 Instⁿ ⇒ 5 cycle

40 × 8 + 30 × 6 + 30 × 5

⇒ 320 + 180 + 150

= 650 cycle

⇒ 650 × 1 nsec

= 650 nsec

Ans

CPU Time Calculation / Program ET

CPU Time means program Execution Time.

Program Execution time = # Seconds / Program

$$= \frac{\# \text{ Instruction}}{\text{program}} \times \frac{\# \text{ Cycle}}{\text{Instruction}} \times \frac{\# \text{ Second}}{\text{cycle}}$$

eg $100 \times 6 \times 1 \mu\text{sec} = 600 \mu\text{sec}$

\downarrow \downarrow \downarrow
 Instruction Cycle per Cycle time
 Count Instruction time
 (CPI)

$$100 \times 6 \times 1 \mu\text{sec} = 600 \mu\text{sec}$$

$$\text{Prog. ET / CPU time} = \text{IC} \times \text{CPI} \times \text{cycle time}$$

CPU Time Calculation / Program ET

CPU Time means program Execution Time.

Program Execution time = # Seconds / Program

$$= \frac{\# \text{ Instruction}}{\text{program}} \times \frac{\# \text{ Cycle}}{\text{Instruction}} \times \frac{\# \text{ Second}}{\text{cycle}}$$



Instruction
Count



Cycle per
Instruction
(CPI)



Cycle time

$$\text{Prog. ET / CPU time} = \text{IC} \times \text{CPI} \times \text{cycle time}$$

- Program is a combination of Data transfer, Data manipulation, & Transfer of control (TOC) Instruction. Different Instruction takes (consume) different cycle to complete the execution so,

$i = \text{Instruction type}$

$$\frac{\text{Prog. E.T}}{\text{CPU Time}} = \left[\sum (IC_i \times CPI_i) \right] \text{ Cycle time}$$

$$\begin{aligned} & \sum (IC_i \times CPI_i) \\ & \left[40 \times 8 + 30 \times 6 + 30 \times 5 \right] \times \text{Cycle time} \\ & = 650 \text{ cycle} \\ & \quad 650 \times 1 \mu\text{sec} \\ & \quad \underline{\underline{650 \mu\text{sec}}} \end{aligned}$$

100 Instⁿ

40	\Rightarrow 8
30	\Rightarrow 6
30	\Rightarrow 5

$$40 \times 8 + 30 \times 6 + 30 \times 5$$

100 Instⁿ \Rightarrow

$$\text{Total Cycle} = 650 \text{ cycle}$$

$$\text{Avg CPI} = \frac{650}{100} = 6.5$$

$$\text{Avg CPI} = 6.5$$

Let CPI_i be the number of cycles required for instruction type i , and I_i be the number of executed instructions of type i for a given program. Then we can calculate an overall(Average) CPI as follows:

$$CPI = \frac{\sum_{i=1}^n (CPI_i \times I_i)}{I_c}$$

The processor time T needed to execute a given program can be expressed as $T = I_c \times CPI \times \tau$ (Where, $\tau = 1/f$, & I_c instruction count)

A common measure of performance for a processor is the rate at which instructions are executed, expressed as millions of instructions per second (MIPS) referred to as the MIPS rate. We can express the MIPS rate in terms of the clock rate and CPI as follows:

$$MIPS \text{ rate} = \frac{I_c}{T \times 10^6} = \frac{f}{CPI \times 10^6} \text{ MIPS}$$

1.5

Q.



Common Data for Question 1, 2 & 3

Consider a 1.5 GHz clock frequency processor used to execute the following program segment.

Instruction type	Instruction count	CPI
LOAD	300	11
STORE	200	9
ARITHMATIC	250	7
SHIFT	150	6
BRANCH	50	4

950

Q. 1

What is Average Instruction Execution of the program?

$$\text{Avg CPI} = \frac{300 \times 11 + 200 \times 9 + 250 \times 7 + 150 \times 6 + 50 \times 4}{950}$$

$$\text{Avg CPI} = 8.36 \text{ Cycle}$$

$$\text{Avg Inst}^n \text{ ET} = 8.36 \text{ Cycle}$$

$$\Rightarrow 8.36 \times 0.66 \text{ nsec}$$

$$\text{Avg Inst}^n \text{ ET} = 5.51 \text{ nsec} \quad \underline{\underline{\text{Ans}}}$$

$$\text{Cycle time} = \frac{1}{1.5 \text{ GHz}} \text{ sec} = \frac{1}{1.5} \times 10^{-9}$$

$$\text{Cycle time} = 0.66 \text{ nsec}$$

Q. 2 What is the MIPS Rate of a program?

$$I_{Inst^n} \text{ Avg } I_{Inst^n} ET = 5.51 \times 10^{-9} \text{ sec}$$

$$I_{Inst^n} = 5.51 \times 10^{-9} \text{ sec}$$

$$I_n \text{ 1 sec} = ? \# I_{Inst^n} \Rightarrow \frac{1}{5.51 \times 10^9} I_{Inst^n} / \text{sec}.$$

$$\Rightarrow \frac{1}{5.51} \times 10^9 I_{Inst^n} / \text{sec}.$$

$$\Rightarrow 0.1814 \times 10^9 I_{Inst^n} / \text{sec}$$

$$\Rightarrow 0.1814 \times 1000 \times 10^6 I_{Inst^n} / \text{sec}$$

$$\Rightarrow 181.4 \text{ MIPS.} \underline{\underline{M}}$$

Q. 3 What is the total Program ET?

$$\text{Avg Inst}^n \text{ ET} = 5.51 \text{ nsec}$$

$$\text{Prog Contain} = 950 \text{ Inst}^n$$

$$\text{Program ET} = 950 \times 5.51 \text{ nsec}$$

$$= 5234.5 \times 10^{-9}$$

$$\Rightarrow 5.234 \times 10^{-6}$$

$$\text{Prog ET} \Rightarrow 5.234 \text{ nsec}$$

Ans

Solution for Question 1

$$\begin{aligned} \text{Average Instruction ET} &= \frac{\# \text{ of cycle/prog}}{\# \text{ of Instruction /prog}} \\ &\Rightarrow \frac{(300 \times 11) + (200 \times 9) + (250 \times 7) + (150 \times 6) + (50 \times 4)}{950} \\ &\Rightarrow \frac{3300 + 1800 + 1750 + 900 + 200}{950} = 8.36 \text{ Cycle} \end{aligned}$$

$$\text{Cycle Time} = \frac{1}{\text{clock frequency}} = \frac{1}{1.5 \text{ Ghz}} \Rightarrow \frac{1}{1.5} \text{ nsec} \Rightarrow 0.66 \text{ nsec}$$

$$\text{Average Instruction ET} = 8.36 \times 0.66 \text{ nsec}$$

$$\text{Average Instruction ET} = 5.51 \text{ nsec}$$

Solution for Question 2

Average Instruction ET = 5.51×10^{-9} sec

In 1 second \rightarrow # Instruction

$$= \frac{1}{5.5 \times 10^{-9}} \text{ Instruction / second}$$

$$= \frac{1}{5.51} \times 10^9 \text{ Instruction / second}$$

$$= 0.1814 \times 10^9 \text{ Instruction / second}$$

$$= 181.4 \times 10^6 \text{ Instruction / second}$$

$$= 181.4 \text{ MIPS}$$

Solution for Question 3

Total Program ET = # Instruction / Program \times Average Instruction ET

$$= 950 \times 5.51 \text{ nsec}$$

$$= 5234.5 \text{ nsec}$$

Program ET = 5.234 nsec

Q.2 1 nsec clock cycle processor consume 4 cycle for load and store operation and 6 cycle for ALU operation and 2 cycle for branch operation. The relative frequency of these operation are 40%, 40% and 20% respectively.

- (i)** What is the average instruction ET?
- (ii).** What is the performance in term of MIPS?
- (iii).** If program contain 10^6 instruction then what is total program ET?

(i) What is the average instruction ET?

$$\begin{aligned} \text{Avg CPI} &= 0.40 \times 4 + 0.40 \times 6 + 0.20 \times 2 \\ &\Rightarrow 1.6 + 2.4 + 0.4 \end{aligned}$$

$$\text{Avg CPI} = 4.4 \text{ cycle}$$

$$\text{Avg Instn ET} = 4.4 \text{ cycle}$$

$$\Rightarrow 4.4 \times 1 \text{ nsec}$$

$$\Rightarrow 4.4 \text{ nsec} \quad \underline{\text{Ans}}$$

(ii). What is the performance in term of MIPS?

$$1 \text{ Inst}^n = 4.4 \times 10^{-9} \text{ Sec}$$

$$\text{In 1 Sec} \Rightarrow \frac{1}{4.4} \times 10^9 \text{ Inst}^n / \text{Sec}$$

$$\Rightarrow \frac{1000}{4.4} \times 10^6 \text{ Inst}^n / \text{Sec}$$

$$\Rightarrow 227.2 \times 10^6 \text{ Inst}^n / \text{Sec}$$

$$\Rightarrow \underline{227.2 \text{ MIPS}} \quad \underline{\text{Ans}}$$

(iii). If program contain 10^6 instruction then what is total program ET?

$$1 \text{ Instn} = 4.4 \times 10^{-9} \text{ Sec}$$

$$\text{Prog contain} = 10^6 \text{ Instn}$$

$$\text{Prog ET} = 4.4 \times 10^{-9} \times 10^6$$

$$\Rightarrow 4.4 \times 10^{-3}$$

$$= 4.4 \text{ msec } \underline{\underline{\text{Ans}}}$$

Q.



Consider a 2.3ns clock cycle processor which consume 9 cycle for load and store instruction and 7 cycle for ALU instruction and 3 cycle for branch instruction. Relative frequency of their instruction are 40% , 40% and 20% respectively. ^{New} Processor is enhanced with an average CPI of 1. During the enhancement, cycle time is increased by 40%, then what is performance GAIN [speed up factor] of new and OLD Design?

$$\text{Avg CPI} = [0.40 \times 9 + 0.40 \times 7 + 0.20 \times 3] \text{ cycle}$$

$$3.6 + 2.8 + 0.6$$

$$\text{Avg CPI} = 7 \text{ cycle} \quad \& \quad \text{cycle time} = 2.3 \text{ nsec}$$

$$\text{Avg Inst}^n \text{ ET} = 7 \times 2.3 = 16.1 \text{ nsec}$$

$$\boxed{\text{ET}_{\text{old}} = 16.1 \text{ nsec}}$$

New
CPI = 1

40.1. Increased $\Rightarrow 23 + 0.92$
Cycle time $\Rightarrow 2.3 + (40.1 \text{ of } 2.3 \text{ nsec})$
 $= \underline{3.22 \text{ nsec}}$

Avg Instⁿ ET = $\left[0.4 \times 1 + 0.4 \times 1 + 0.2 \times 1 \right] 3.22 \text{ nsec.}$

$ET_{\text{New}} = 3.22 \text{ nsec}$

Performance GAIN = $\frac{\text{Performance of New}}{\text{Performance of OLD}} \Rightarrow \frac{ET_{\text{OLD}}}{ET_{\text{New}}} = \frac{16.1 \text{ ns}}{3.22 \text{ ns}} = \underline{\underline{5 \text{ Avg}}}$

RAM = 10 Hours

SHYAM = 4 Hours

$$\text{Performance} \propto \frac{1}{ET}$$

SHYAM Performance is Best.

Q.



Consider the execution of a program that results in the execution of 2 million instructions on a 400-MHz processor. The program consists of four major types of instruction. The instructions mix and the CPI for each instruction type are given below, based on the result of a program trace experiment:

Instruction Type	CPI	Instruction Mix (%)
Arithmetic and logic	1	60%
load/store with cache hit	2	18%
Branch	4	12%
Memory reference with cache miss	8	10%

The average CPI when the program is executed on a uniprocessor with the above trace results is $CPI = 0.6 + (2 \times 0.18) + (4 \times 0.12) + (8 \times 0.1) = 2.24$. The corresponding MIPS rate is $(400 \times 10^6) / (2.24 \times 10^6) \approx 178$



**THANK
YOU!**

