

# COMPUTER SCIENCE



## Computer Organization and Architecture

### Machine Instruction and Addressing Modes

Lecture\_06

Vijay Agarwal sir







**TOPICS  
TO BE  
COVERED**

**o1**

**Expand Opcode Technique**

**o2**

**Addressing Modes**

① Machine Instruction

② Instruction Format

③ ISA

① Stack Based org

② Accumulator Based org

③ General Register org.



## Expand Opcode Technique:





# Expand Opcode Technique

## Expand Opcode Technique

Expand opcode length is required in the fixed length instruction supported CPU Design to implement the various instruction with different formats.

## Variable Length Instruction Supported CPU Design


OPCODE = 8 bit

Address field = 8 bit

## (i) 1 Address Instruction Design:



## (ii) 0 Address Instruction Design:



# Fixed Length Instruction Supported CPU Design


OPCODE = 8 bit

A.F = 8 bit

## (i) 1 Address Instruction Design:



## (ii) 0 Address Instruction Design:





# Expand Opcode Technique

❑ Primitive instruction means smallest opcode instruction.

**Step 1:** Identify the primitive instruction in the CPU.

**Step 2:** Calculate the total number of possible operation.

**Step 3:** Identify the free opcode after allocating the existed instruction


**Step 4:** Calculate the number of Derived instruction possible by multiply

$$\text{Free opcode} \times 2^{\text{Increment bit in opcode}}$$






Consider a processor which support 6 bit instruction and 4 bit address field. If there exist 2 one address instruction then how many 0 address instruction can be formulated?



Primitive



Derived



10 0 0 0 0 0

11 0 0 0 0 0

4  
⋮

10 1 1 1 1 1  
16

11 1 1 1 1 1  
16

$$\text{Total \# operation in LAF/LAI} = 2^2 = \textcircled{4}$$


$$\text{Given LAI} = 2$$

$$\text{Free} = 4 - 2 = \textcircled{2}$$

$$\begin{aligned} \text{Total \# operation in OAF} &= \text{Free opcode} \times 2^{\text{Increment bit in opcode}} \\ &\Rightarrow 2 \times 2^{6-2} = 2 \times 2^4 \\ &= \textcircled{32} \text{ Ans} \end{aligned}$$



Consider a processor which support 6 bit instruction and 4 bit address field. If there exist 2 one address instruction then how many 0 address instruction can be formulated?



$$2^6 = 2 \times 2^4 + X$$



$$64 = 32 + X$$

$$X = 64 - 32 = \underline{\underline{32}}$$





Consider a processor which contains 8 bit words and 256 word memory. It supports 3 word instructions. If there exist 254 2-address instructions and 256 1-address instructions, then how many 0 address instructions can be formulated?



$$2^{24} = 254 \times 2^8 \times 2^8 + 256 \times 2^8 + X$$





Consider a processor with 16 bit instruction. Processor has 15 registers and support 2 address instruction and 1 address instruction. If processor support 256 1-address instruction then number of 2-address instruction are



A 128

B 192



☒ C 240

D 248

$$2^{16} = \underline{N \times 2^4 \times 2^4} + 256 \times 2^4$$

$$\begin{aligned} 256 &= N + 16 \\ N &= 256 - 16 \\ N &= 240 \end{aligned}$$

$$2^{16} = N \times 2^8 + 2^8 \times 2^4$$

$$2^{16} = 2^8 [N + 16]$$

$$2^8 = N + 16$$





**Solution(c): 240**

15 register =  $2^4 \Rightarrow$  Register A.F = 4 bit



OPCODE field =  $16 - (4 + 4) = 8$  bit

So total number of 2 address instruction =  $2^8 = 256$

**Let 'x' 2 address instruction used**

Number of free opcode =  $(2^8 - x)$



## 1 Address field

OPCODE	A.F
12 bit	4 bit

Total no of 1 address instruction =  $(2^8 - x) \times 2^{12-8}$

$$[2^8]256 \Rightarrow (2^8 - x) \times 2^4$$

$$2^4 = 2^8 - x$$

$$x = 2^8 - 2^4 \Rightarrow 256 - 16$$

$$= 240$$





A processor has 16 <sup>Integer</sup> register (R0, R1, ..., R15) and 64 floating point registers (F0, F1, ..... F63). It uses a 2-byte instruction format. There are four categories of instructions: Type-1 Type-2 Type-3 and Type-4. Type-1 category consists of four instructions, each with 3 integer register operands (3Rs) Type-2 category consists of eight instructions, each with 2 floating point register operands (2fs). Type-3 category consist of fourteen instructions, each with one integer register operand and one floating point register operand (1R + 1F). Type-4 category consists of N instructions, each with a floating point register operand (FR). The maximum value of N is \_\_\_\_\_.





16 Register = 4 bit

64 Floating Register = 6 bit

Inst<sup>n</sup> = 2 Byte = 2 × 8 = 16 bit

[GATE-2018 : 2 Marks]





① Type 1

Total # operation =  $2^4 = 16$

Free in type 1 =  $16 - 4$

= 12

② Type 2

$\# \text{operation} = 12 \times 2^{4-4}$

$= 12 \times 2^0$

$= 12$

Given = 8

Free =  $12 - 8 = 4$

③ Type 3

$\# \text{operation} = 4 \times 2^{6-4}$

$= 4 \times 2^2 = 4 \times 4$

$= 16$

Given = 14

Free =  $16 - 14 = 2$





Type 4

$\# \text{operation} = 2 \times 2^{10-6}$

$= 2 \times 2^4 = 2^5$

= 32 Ans





② Type 1

$$\begin{aligned} \# \text{operation} &= 8 \times 2^{4-4} \\ &= 8 \times 2^0 = 8 \times 1 \\ &= \textcircled{8} \end{aligned}$$

Given = 4

Free = 8 - 4 = 4

① Type 2

$$\# \text{operation} = 2^4 = 16$$

Given = 8

Free = 16 - 8

= 8

③ Type 3

$$\begin{aligned} \# \text{operation} &= 4 \times 2^{6-4} \\ &= 4 \times 2^2 \end{aligned}$$

= 16

Given = 14

Free = 16 - 14 = 2

④ Type 4


$$\# \text{operation} = 2 \times 2^{10-6}$$

= 2 × 2<sup>4</sup>


= 2<sup>5</sup>

= 32 Ans





Type 1: (4)



Type 2: 8  
Primitive



Type 3: 14  
Derived



Type 4: ?  
further Derived

$$2^{16} = 4 \times 2^{12} + 8 \times 2^{12} + 14 \times 2^{10} + N \times 2^6$$

$$= 2^6 [4 \times 2^6 + 8 \times 2^6 + 14 \times 2^4 + N]$$





A processor has 64 registers and uses 16-bit instruction format. It has two types of instructions: I-type and R-type. Each I-type instruction contains an opcode, a register name, and a 4-bit immediate value. Each R-type instruction contains an opcode and two register names. If there are 8 distinct I-type opcodes, then the maximum number of distinct R-type opcodes is


14 Ans

[GATE-2020 : 2 Marks]



Consider a 16 bit hypothetical processor which support 1 word long instruction. Processor has 30 registers and 4KB of memory size. If there exists '11' 2 address register reference instruction and '10' 1 address memory reference instruction. then how many '0' address instruction can be formulated/supported?

$$\checkmark 2^{16} = 11 \times 2^5 \times 2^5 + 10 \times 2^{12} + N$$









Consider a 16 bit hypothetical processor which support 1 word long instruction. Processor has 30 registers and 4KB of memory size. If there exists '11' 2 address register reference instruction and '10' 1 address memory reference instruction. then how many '0' address instruction can be formulated/supported?


Instruction Size = 1 Word = 16 bit

30 Register  $\Rightarrow$  Reg AF = 5 bit


Memory = 4KB =  $2^{12}$  Byte  $\Rightarrow$  AF = 12 bit








② Derived



① Primitive



③ further Derived.

① Primitive Total # operation =  $2^4 = 16$

Given mem Ref = 10

$$\text{Free} = 16 - 10 = \textcircled{6}$$

② Derived: Total # operation =  $6 \times 2^{6-4} \Rightarrow 6 \times 2^2 = \textcircled{24}$

Given = 11

$$\text{Free opcode} = 24 - 11 = \textcircled{13}$$

$$\text{OAF} = 13 \times 2^{16-6} \Rightarrow 13 \times 2^{10} = \textcircled{13k} \text{ Ans}$$





Consider a processor with 11 bit instruction, the size of address fields is 4bits. The computer uses expanding opcode technique and has '5' two(2) address instruction and '32' one(1) address instruction. Then the number of Zero address instruction it can support is\_\_\_\_\_



[GATE : 2 Marks]

OP

$$\# \text{operation} = 2^3 = 8.$$

$$\text{Given} = 5$$

$$\text{Free} = 8 - 5 = 3.$$

$$\# \text{operation} = 3 \times 2^{7-3}$$

$$\Rightarrow 3 \times 2^4$$

$$\text{Given} = 32 = 48.$$

$$\text{Free} = 48 - 32 = 16$$

$$\# \text{operation} = 16 \times 2^{11-7}$$

$$= 16 \times 2^4$$

$$= 16 \times 16$$


$$= 256. \underline{\underline{\text{Ans}}}$$






Consider a processor with 11 bit instruction, the size of address fields is 4bits. The computer uses expanding opcode technique and has '5' two(2) address instruction and '32' one(1) address instruction. Then the number of Zero address instruction it can support is \_\_\_\_\_

Primitive



Derived



Further Derived

[GATE: 2 Marks]



$$2^{11} = 5 \times 2^4 \times 2^4 + 32 \times 2^4 + X$$

$$2^{11} = \Rightarrow 5 \times 2^8 + 2^9 + X$$

$$2^{11} = 2^8 [5 + 2] + X$$


$$X = 256 \quad \text{Ans}$$






Consider a processor with 11 bit instruction, the size of address fields is 4bits. The computer uses expanding opcode technique and has '5' two(2) address instruction and '32' one(1) address instruction. Then the number of Zero address instruction it can support is \_\_\_\_\_

Primitive



Derived



Further Derived.

[GATE: 2 Marks]



$$2^{11} = 5 \times 2^4 \times 2^4 + 32 \times 2^4 + X$$

$$2^{11} = 5 \times 2^8 + 2 \times 2^4 \times 2^4 + X$$

$$2^{11} = 5 \times 2^8 + 2 \times 2^8 + X$$

$$2^{11} = 2^8 [5 + 2] + X$$

$$X \Rightarrow 2^{11} - 2^8 \times 7 \quad [256 \times 7]$$

$$= 2048 - 1792$$
$$= 256 \text{ Ans}$$



# Addressing Modes

[AM]



Addressing is a technique used to Calculate the Effective Address [EA]

Addressing Mode Show the way <sup>(OR)</sup> Where the Required Object is Present

Addressing Mode Show the way <sup>(OR)</sup> How to get operand.




# Addressing Modes



Effective Address [EA] is the actual address of the object.

Object may be Instruction @ DATA.


The output of Addressing Mode is Effective Address.





# WHEN AM ?

① Fetch Cycle: [Mem to CPU [IR].



Fetch cycle

IR



Execute cycle

→ Decode  
→ Execute



OAC: Operand Address Calculation  
OF: Operand Fetch  
DP&RS: Data Processing & Result Storage



WHY AM?


How to get operand.



- Register [Direct @ Indirect]
- memory [Direct @ Indirect]
- Constant [Value]



↓



Increment

↓

'5'

So to Remove the Confusion  
AM is Used.

- Constant (Value) = '5'
- Register (101)  $\Rightarrow R_5$
- memory Direct  $m[5]$
- Memory Indirect  $m[[5]]$



# Addressing Modes



→ Immediate (constant)

→ Register (Direct/Indirect)

→ Memory (Direct/Indirect)

MODE field: Helps you How to get operand

(OR)

How to Use this  
Address field

→ Immediate  
→ Register Address  
→ Memory Address



# Addressing Modes



Addressing Mode Show the way Where the Required Object is Present. (OR) Location of Required object.

① Data Centric AM [Sequential Control Flow AM]

↳ Focus on 'DATA'

② Instruction Centric AM [Transfer of Control Flow AM]

↳ Focus on 'Instruction'



# Addressing Modes



AM in the Instruction is Implemented with the Help of 'MODE Field'



# AM's supported by the System.

**Note** In the Computer Data Present in either Register or Memory. Based on that there are various type of Addressing Mode.



# Addressing Modes



- ① Immediate AM.
- ② Direct/Absolute AM.
- ③ Memory Indirect AM.
- ④ Register Direct AM
- ⑤ Register Indirect AM
- ⑥ PC-Relative AM.
- ⑦ Based Register AM.
- ⑧ Indexed Register AM.
- ⑨ Implied / Implicit AM.
- ⑩ Auto Decrement AM.
- ⑪ Auto Increment AM.



# Addressing Modes




## Symbol's of AM.

<u>Symbol's</u>	<u>AM.</u>
I @ #	Immediate AM
[ ]	Direct AM.
[ ( ) ] @ @	Indirect AM.
Reg Name	Register AM.
Index Reg Name	Indexed Reg. AM.

# Addressing Modes

- ☐ Immediate
- ☐ Direct
- ☐ Indirect
- ☐ Register
- ☐ Register Indirect
- ☐ Displacement
- ☐ Stack





Addressing Mode	Effective Address	Content Of AC
Direct address		
Immediate Operand		
Indirect Address		
Relative address		
Indexed address		
Register		
Register Indirect		
Autoincrement		
Autodecrement		

PC = 200

R1 = 400

XR = 100

AC

Address	Memory	
200	Load to AC	Mode
201	Address = 500	
202	Next instruction	
399	450	
400	700	
500	800	
600	900	
702	325	
800	300	

Numerical example for addressing modes.



Addressing Mode	Effective Address	Content Of AC
Direct address	500	800
Immediate Operand	201	500
Indirect Address	800	300
Relative address	702	325
Indexed address	600	900
Register	--	400
Register Indirect	400	700
Autoincrement	400	700
Autodecrement	399	450

PC = 200

R1 = 400

XR = 100

AC

Address	Memory	
200	Load to AC	Mode
201	Address = 500	
202	Next instruction	
399	450	
400	700	
500	800	
600	900	
702	325	
800	300	

Numerical example for addressing modes.

## Eight addressing modes for the load instruction



Mode	Assembly Convention	Register Transfer
Direct address	LD ADR	$AC \leftarrow M[ADR]$
Indirect address	LD @ADR	$AC \leftarrow M[M[ADR]]$
Relative address	LD \$ADR	$AC \leftarrow M[PC + ADR]$
Immediate operand	LD#NBR	$AC \leftarrow NBR$
Index addressing	LD ADR(X)	$AC \leftarrow M[ADR + XR]$
Register	LD R1	$AC \leftarrow R1$
Register indirect	LD (R1)	$AC \leftarrow M[R1]$
Autoincrement	LD (R1)+	$AC \leftarrow M[R1], R1 \leftarrow R1 + 1$



**Q.**

In which of the following addressing modes, operand is NOT  
A part of instruction? [MSQ]

**A**

Immediate

**B**

Direct

**C**

Indirect

**D**

Register



**THANK  
YOU!**

