

COMPUTER SCIENCE



Computer Organization and Architecture

Machine Instruction and Addressing Modes

Lecture_03

Vijay Agarwal sir



**TOPICS
TO BE
COVERED**

o1

Instruction Set Architecture

o2

Expand Opcode Technique



Instruction

Instruction Format

Instruction Set

Questions & GATE PYQ's.

Instruction Format




OPCODE
(mnemonics)
operational
code



Type of operation.

nbit $\Rightarrow 2^n$ operation.



Machine Instruction Characteristics

- ❑ The operation of the processor is determined by the instructions it executes, referred to as machine instructions or computer instructions
- ❑ The collection of different instruction that the processor can execute is referred to as the processor's instruction set (ISA)

Instruction Set = 20.

$\lceil \log_2 20 \rceil$
 \downarrow
 \rightarrow 20 Distinct operation \Rightarrow opcode = 5 bit
 performed

Instruction Format




Instruction Format

OP: OPCODE

S₁: Source 1

S₂: Source 2

Destⁿ: Destination



Instruction Set Architecture Classification



- ① Stack organization.
- ② Single accumulator organization.
- ③ General register organization.

Instruction Set Architecture

CPU

~~CPU~~ Organization is classified into 3 types based on the availability of ALU Operand (Data) (AF: Address field or AI: Address Instruction)

- ① Stack-CPU [0AF]
- ② Accumulator-CPU [1AF]
- ③ General Register organization
 - i. Reg-Memory reference CPU [2AF]
 - ii. Reg-Reg reference CPU [3AF]

① Stack Organization [STACK-CPU].

- In the Stack Based organization ALU operations are performed only on Stack Data.
- So Both the operand (Data) must be Required in the Stack & After Processing Result is also Stored in the Stack.
- STACK is part of Memory which is initialized by (STACK Pointer) SP Register.
- In stack Insert & Delete operation are performed at the ^[LIFO] Same end called TOS [Top of the Stack] so its become default location.

In OS





① Stack Organization

Computable
format

OPCODE


⇓
Type of
operation.

Destination Source1 Source2


ALU operation

$$TOS \leftarrow TOS + TOS$$


② $A+B$
POP
POP
ADD (ALU oper)
PUSH
 $I_1: \text{PUSH } A$
 $I_2: \text{PUSH } B$
 $I_3: \text{ADD}$
3 Machine Instrⁿ



① Stack Organization



TR: Temporary Register



PUSH } Stack specific $\xrightarrow{\quad}$ Insert
POP } $\xrightarrow{\quad}$ Delete.

LOAD } Memory specific $\xrightarrow{\quad}$ Memory Read
STORE } $\xrightarrow{\quad}$ Memory Write

IN } IO specific $\xrightarrow{\quad}$ I/O Read
OUT } $\xrightarrow{\quad}$ I/O Write

'MOV' : General with all Combination.

Stack Organization




eg) $(x * y) + z$ How many machine instructions are required to execute using Stack Based org (STACK-CPU)?

I_1 : PUSH x 

I_2 : PUSH y 

I_3 : MUL 

I_4 : PUSH z 

I_5 : ADD 

5 Machine Instrn Using Stack CPU.

Stack Organization



Note

In the STACK-CPU, Only ALU Operation are
OAI & Data transfer Instruction [PUSH & POP] are
Not OAI [Zero Address Instruction].

Stack Organization



Q.1, Q.2, Q.3.

Q.1 to 3

Consider a 32 bit Hypothetical Processor which use STACK-CPU. Which support 1 Word opcode and 24 bit address following statement is executed on a STACK-CPU (Stack is Initially Empty)

$$X = (A + B) \times (C + D)$$

Word Size = 32 bit

OPCODE = 1 Word
= 32 bit \approx 4 Byte

Address = 24 bit \approx 3 Byte.

Q.1

How many Machine Instruction are required using Stack-CPU?



$$X = (A + B) * (C + D)$$

I₁: PUSH A

| |
|---|
| A |
|---|

| |
|---|
| B |
| A |

I₂: PUSH B

| |
|---|
| A |
|---|

| |
|---|
| B |
| A |

I₃: ADD

| |
|-------|
| (A+B) |
|-------|

I₄: PUSH C

| |
|-----|
| C |
| A+B |

| |
|-----|
| D |
| C |
| A+B |

I₅: PUSH D

| |
|-----|
| C |
| A+B |

| |
|-----|
| D |
| C |
| A+B |

I₆: ADD →

| |
|-----|
| C+D |
| A+B |

 ← TOS

I₇: MUL →

| |
|-------------|
| (A+B)*(C+D) |
|-------------|

I₈: POP X

| |
|--------------------|
| M[X] ← (A+B)*(C+D) |
|--------------------|

Solⁿ 1

8 M/c Instn
Using STACK-CPU.

8 M/c Instn Using STACK-CPU.

Q.1

How many Machine Instruction are required using Stack-CPU?



$$X = (A + B) * (C + D)$$

I₁: PUSH A

| |
|---|
| A |
|---|

| |
|---|
| B |
|---|

I₂: PUSH B

| |
|---|
| A |
|---|

| |
|---|
| B |
| A |

I₃: ADD

| |
|-------|
| (A+B) |
|-------|

I₄: PUSH C

| |
|---|
| C |
|---|

| |
|---|
| D |
|---|

I₅: PUSH D

| |
|-----|
| A+B |
|-----|

| |
|-----|
| C |
| A+B |

I₆: ADD →

| |
|-----|
| C+D |
| A+B |

 ← TOS
I₇: MUL →

| |
|-------------|
| (A+B)*(C+D) |
|-------------|

I₈: POP X

| |
|---------------------------|
| <u>M[X] ∈ (A+B)*(C+D)</u> |
|---------------------------|

Solⁿ 1

8 m/c Instn Using STACK - CPU.



How much Memory space is required for the program in Byte?



$$X = (A+B) * (C+D)$$

OPCODE: 4B, A.F = 3Byte.

Solⁿ 2 47 Byte.

OPCODE AF

I₁: PUSH A

I₂: PUSH B

I₃: ADD

I₄: PUSH C

I₅: PUSH D

I₆: ADD

I₇: MUL

I₈: POP X

OPCODE AF

$$I_1: 4B + 3B = 7 \text{ Byte}$$

$$I_2: 4B + 3B = 7 \text{ Byte}$$

$$I_3: 4B = 4 \text{ Byte}$$

$$I_4: 4B + 3B = 7 \text{ Byte}$$

$$I_5: 4B + 3B = 7 \text{ Byte}$$

$$I_6: 4B = 4 \text{ Byte}$$

$$I_7: 4B = 4 \text{ Byte}$$

$$I_8: 4B + 3B = 7 \text{ Byte}$$

47 Byte Ans

Q.3.

What is the status of the Stack at the end of program execution?



Soln 3

Empty.

Bcz Result is
Stored in $m[x]$.

Stack Organization

$$X = (A + B) \times (C + D)$$

| | | | |
|------------------|------|---|---|
| I ₁ : | PUSH | A | TOS \leftarrow <u>A</u> |
| I ₂ : | PUSH | B | TOS \leftarrow B |
| I ₃ : | ADD | | TOS \leftarrow (A + B) |
| I ₄ : | PUSH | C | TOS \leftarrow C |
| I ₅ : | PUSH | D | TOS \leftarrow D |
| I ₆ : | ADD | | TOS \leftarrow (C + D) |
| I ₇ : | MUL | | TOS \leftarrow (C + D) \times (A + B) |
| I ₈ : | POP | X | <u>M[X]</u> \leftarrow <u>TOS</u> |

8 Machine Instruction Required (Stack-CPU)

② Single Accumulator Organization

- In Accumulator Based org. First ALU operand are Required in Accumulator, Second ALU operand (DATA) either Present in Register @ in Memory.
- After the Processing Result is also stored in the Accumulator (OR) Accumulator is used as a Destination.
- In the Processor. Only 1[one] Accumulator is Present, So Not Need to explicit Mention the address.

② Single Accumulator Organization

Computable
format



Type of
operation

① ALU operation

Destination

AC

Source1

AC

Source2

Reg/mem

Destination

AC

Source

Mem [memory [LOAD]
Read]

Mem

AC [memory [STORE]
Write]

(ii) Data transfer
operation

ALU operation.

ex1 ADD R_L

$$\text{AC} \leftarrow \text{AC} + R_L$$

| | | |
|----------------------|-------------------|-------------------|
| [Dest ⁿ] | [S ₁] | [S ₂] |
| <u>AC</u> | <u>AC</u> | <u>Reg</u> |

ex2 ADD [6000]

$$\text{AC} \leftarrow \text{AC} + M[6000]$$

| | | |
|----------------------|-------------------|-------------------|
| [Dest ⁿ] | [S ₁] | [S ₂] |
| <u>[AC]</u> | <u>AC</u> | <u>mem</u> |

Data transfer operation

ex1 LOAD [7000]

$$\text{AC} \leftarrow M[7000]$$

| | |
|-------------------|--------------|
| Dest ⁿ | Source (mem) |
| <u>[AC]</u> | |

ex2 STORE [9000]


$$M[9000] \leftarrow \text{AC}$$

| | |
|----------------------|-----------|
| (Dest ⁿ) | Source |
| | <u>AC</u> |

Single Accumulator Organization



AC-CPU



Memory \Rightarrow Main Memory.

P.A.S. \Rightarrow Physical memory
L.A.S. \Rightarrow Logical Memory

Register file : The Number of Registers Supported by the Processor is denoted (called) Register file.

(e.g) Register file = 16
Contain 16 Registers.

Single Accumulator Organization



(Q.1) $(A+B)$ A & B are the variable in the Memory. How Many.
M/c Instrⁿ Required to execute Using AC-CPU?

I₁: LOAD A; $AC \leftarrow M[A]$

I₂: ADD B; $AC \leftarrow AC + M[B]$.

2 m/c Instrⁿ Using AC-CPU.

Single Accumulator Organization



Q.2 $(x * y) + z$ How many Mk Instrⁿ Required Using AC-CPU?

I_1 : LOAD x ; $AC \leftarrow m[x]$

I_2 : MUL y ; $AC \leftarrow AC * m[y]$

I_3 : ADD z ; $AC \leftarrow AC + m[z]$

$AC \leftarrow x * y$

$AC \leftarrow [x * y] + z$

3 machine Instrⁿ using AC-CPU.

$X = (A+B) * (C+D)$ A, B, C, D & X are variable in the memory.

Q.1) How many m/c Instrⁿ Required to execute using AC-CPU?

Q.2) How Many Spills (memory spills) are Required?

Solⁿ 1

I₁: LOAD A; $AC \leftarrow M[A]$

I₂: ADD B; $AC \leftarrow AC + M[B]$

I₃: STORE T; $M[T] \leftarrow AC$

I₄: LOAD C; $AC \leftarrow M[C]$

I₅: ADD D; $AC \leftarrow AC + M[D]$

I₆: MUL T; $AC \leftarrow AC * M[T]$

I₇: STORE X; $M[X] \leftarrow AC$; $M[X] = (A+B) * (C+D)$

7 m/c Instrⁿ using AC-CPU.

$AC \leftarrow A+B$

Ans1) 7

$M[T] = (A+B)$

Ans2) 1

↳ Spills (To store Intermediate Result in Temporary Memory is called Spills.)

Single Accumulator Organization

$$X = (A + B) \times (C + D)$$

| | | | |
|------------------|-------|---|----------------------------------|
| I ₁ : | LOAD | A | AC \leftarrow M[A] |
| I ₂ : | ADD | B | AC \leftarrow AC + M[B] |
| I ₃ : | STORE | T | M[T] \leftarrow AC |
| I ₄ : | LOAD | C | AC \leftarrow M[C] |
| I ₅ : | ADD | D | AC \leftarrow AC + M[D] |
| I ₆ : | MUL | T | AC \leftarrow AC \times M[T] |
| I ₇ : | STORE | X | M[x] \leftarrow AC |

7 Machine Instruction Required (AC-CPU)

General Register Organization



Based on the Number of Register ^(Register file Size) Supported by the Processor this Arch. is divided into 2 Types.

- ① Register - memory Reference [Reg-mem CPU]
- ② Register - Register Reference [Reg-Reg CPU].

HOME - WORK.

General Register Organization



① Register - Memory Reference [2AF]

'mov'

$(A+B)$

$(x*y) + 2$

$X = (A+B) * (C+D)$

| <u>Destⁿ</u> | <u>S1</u> | <u>S2</u> |
|--------------------------|-----------|-----------|
| <u>Source L</u> (Reg) | Reg | Reg/mem |

① ADD R₁ R₂

R₁ ← R₁ + R₂

② ADD R₁ [6000]

R₁ ← R₁ + M[6000]

General Register Organization



① (RISC) Register - Register Reference. [2AF]

$(A+B)$

$(x*y) + 2$

$X = (A+B) * (C+D)$

| <u>Destⁿ</u> | <u>S1</u> | <u>S2</u> |
|-------------------------|-----------|-----------|
| <u>Reg</u> | Reg | Reg |

① ADD R₁ R₂ R₃
R₁ ← R₂ + R₃

General Register Organization

$$X = (A + B) \times (C + D)$$

| | | | |
|------------------|-----|--------|------------------------------|
| I ₁ : | MOV | R1, A | $R1 \leftarrow M[A]$ |
| I ₂ : | ADD | R1, B | $R1 \leftarrow R1 + M[B]$ |
| I ₃ : | MOV | R2, C | $R2 \leftarrow M[C]$ |
| I ₄ : | ADD | R2, D | $R2 \leftarrow R2 + M[D]$ |
| I ₅ : | MUL | R1, R2 | $R1 \leftarrow R1 \times R2$ |
| I ₆ : | MOV | X, R1 | $M[X] \leftarrow R1$ |

6 Machine Instruction Required (Reg-CPU)

RISC Instructions



$$X = (A + B) \times (C + D)$$

| | | |
|-------|------------|------------------------------|
| LOAD | R1, A | $R1 \leftarrow M[A]$ |
| LOAD | R2, B | $R2 \leftarrow M[B]$ |
| LOAD | R3, C | $R3 \leftarrow M[C]$ |
| LOAD | R4, D | $R4 \leftarrow M[D]$ |
| ADD | R1, R1, R2 | $R1 \leftarrow R1 + R2$ |
| ADD | R3, R3, R2 | $R3 \leftarrow R3 + R4$ |
| MUL | R1, R1, R3 | $R1 \leftarrow R1 \times R3$ |
| STORE | X, R1 | $M[X] \leftarrow R1$ |



Note:

Immediate field is n bit

Unsigned Range = $(0 \text{ to } 2^n - 1)$

Signed Range = $-(2^{n-1}) \text{ to } +(2^{n-1} - 1)$

Example

If immediate field is 4 bit

Then unsigned range = $(0 \text{ to } 2^4 - 1) \Rightarrow 0 \text{ to } 15$

Signed Range = $-(2^{4-1}) \text{ to } +(2^{4-1} - 1)$



A machine has a 32-bit architecture, with 1-word long instructions. It has 64 registers, each of which is 32 bits long. It needs to support 45 instructions, which have an immediate operand in addition to two register operands. Assuming that the immediate operand is an unsigned integer the maximum value of the immediate operand is _____. **[GATE-2014 (Set-1)]**





A processor has 40 distinct instructions and 24 general purpose registers. A 32-bit instruction word has an opcode, two register operands and an immediate operand. The number of bits available for the immediate operand field is ____.



[GATE-2016 (Set-2)]



Consider a processor with 64 registers and an instruction set of size twelve. Each instruction has five distinct fields, namely, opcode, two source register identifiers, one destination register identifier, and a twelve-bit immediate value. Each instruction must be stored in memory in a byte-aligned fashion. If a program has 100 instructions, the amount of memory (in bytes) consumed by the program text is ____.

[GATE-2016 (Set-2): 2Marks]





Expand Opcode Technique

Expand Opcode Technique

Expand opcode length is required in the fixed length instruction supported CPU Design to implement the various instruction with different formats.

Variable Length Instruction Supported CPU Design


OPCODE = 8 bit

Address field = 8 bit

(i) 1 Address Instruction Design:



(ii) 0 Address Instruction Design:




Fixed Length Instruction Supported CPU Design


OPCODE = 8 bit

A.F = 8 bit

(i) 1 Address Instruction Design:



(ii) 0 Address Instruction Design:



Expand Opcode Technique

❑ Primitive instruction means smallest opcode instruction.

Step 1: Identify the primitive instruction in the CPU.

Step 2: Calculate the total number of possible operation.

Step 3: Identify the free opcode after allocating the existed instruction

Step 4: Calculate the number of Derived instruction possible by multiply

$$\text{Free opcode} \times 2^{\text{Increment bit in opcode}}$$



Consider a processor which support 6 bit instruction and 4 bit address field. If there exist 2 one address instruction then how many 0 address instruction can be formulated?





Consider a processor which contains 8 bit words and 256 word memory. It supports 3 word instructions. If there exist 254 2-address instructions and 256 1-address instructions then how many 0 address instructions can be formulated?





Consider a processor with 16 bit instruction. Processor has 15 registers and support 2 address instruction and 1 address instruction. If processor support 256 1-address instruction then number of 2-address instruction are



A

128

B

192

C

240

D

248



Solution(c): 240

15 register = $2^4 \Rightarrow$ Register A.F = 4 bit



OPCODE field = $16 - (4 + 4) = 8$ bit

So total number of 2 address instruction = $2^8 = 256$

Let 'x' 2 address instruction used

Number of free opcode = $(2^8 - x)$



1 Address field

| OPCODE | A.F |
|--------|-------|
| 12 bit | 4 bit |

Total no of 1 address instruction = $(2^8 - x) \times 2^{12-8}$

$$[2^8]256 \Rightarrow (2^8 - x) \times 2^4$$

$$2^4 = 2^8 - x$$

$$x = 2^8 - 2^4 \Rightarrow 256 - 16$$

$$= 240$$



A processor has 16 register (R_0, R_1, \dots, R_{15}) and 64 floating point registers (F_0, F_1, \dots, F_{63}). It uses a 2-byte instruction format. There are four categories of instructions: Type-1 Type-2 Type-3 and Type-4. Type-1 category consists of four instructions, each with 3 integer register operands ($3R_s$) Type-2 category consists of eight instructions, each with 2 floating point register operands ($2f_s$). Type-3 category consist of fourteen instructions, each with one integer register operand and one floating point register operand ($1R + 1F$). Type-4 category consists of N instructions, each with a floating point register operand (FR). The maximum value of N is _____.

[GATE-2018 : 2 Marks]



A processor has 64 registers and uses 16-bit instruction format. It has two types of instructions: I-type and R-type. Each I-type instruction contains an opcode, a register name, and a 4-bit immediate value. Each R-type instruction contains an opcode and two register names. If there are 8 distinct I-type opcodes, then the maximum number of distinct R-type opcodes is ____.



[GATE-2020 : 2 Marks]



**THANK
YOU!**

