

COMPUTER SCIENCE

Computer Organization and Architecture

Machine Instruction and Addressing Modes

Lecture_ 09



Vijay Agarwal sir



TOPICS
TO BE
COVERED



01

Addressing Modes

Addressing Mode








L'sEA'

Addressing Modes

- ① Auto Decrement & Increment AM
- ② Index Register AM
- ③ PC - Relative AM
- ④ Base - Reg AM.

Addressing Modes

- Immediate
- Direct
- Indirect
- Register
- Register Indirect
- Displacement
- Stack



✓

Addressing Mode	Effective Address	Content Of AC
Direct address		$PC = 200$
Immediate Operand		$R1 = 400$
Indirect Address		$XR = 100$
Relative address		AC
Indexed address		
Register		
Register Indirect		
Autoincrement		
Autodecrement		

Address	Memory
200	Load to AC Mode
201	Address = 500
202	Next instruction
399	450
400	700
500	800
600	900
702	325
800	300

Numerical example for addressing modes.

Addressing Mode	Effective Address	Content Of AC	
			$PC = 200$
Direct address	500	800	$R1 = 400$
Immediate Operand	201	500	$XR = 100$
Indirect Address	800	300	AC
Relative address	702	325	
Indexed address	600	900	
Register	--	400	
Register Indirect	400	700	
Autoincrement	400	700	
Autodecrement	399	450	

Address	Memory	
200	Load to AC	Mode
201	Address = 500	
202	Next instruction	
399	450	
400	700	
500	800	
600	900	
702	325	
800	300	

Numerical example for addressing modes.

Eight addressing modes for the load instruction

Mode	Assembly Convention	Register Transfer
Direct address	LD ADR	$AC \leftarrow M[ADR]$
Indirect address	LD <u>@ADR</u>	$AC \leftarrow M[M[ADR]]$
Relative address	LD <u>\$ADR</u>	$AC \leftarrow M[PC + ADR]$
Immediate operand	LD <u>#NBR</u>	$AC \leftarrow NBR$
Index addressing	LD <u>ADR(X)</u>	$AC \leftarrow M[ADR + XR]$
Register	LD <u>R1</u>	$AC \leftarrow R1$
Register indirect	LD <u>(R1)</u>	$AC \leftarrow M[R1]$
Autoincrement	LD <u>(R1) +</u>	$AC \leftarrow M[R1], R1 \leftarrow R1 + 1$


- ① Indexed AM
- ② PC - Relative AM
- ③ Base - Register AM.

Index AM

- ~~Stacked Index AM~~
- ① Index AM
 - ② Index Based AM | Base Index AM.
 - ③ Base Index with Displacement AM.
 - ④ Index Indirect AM.
 - ⑤ Auto Indexed AM.

① Indexed AM:

Index AM is used to Access the Random element of 'Array'.



| Reg Ref for Index Value

| ALU Ref for EA

| Mem Ref for Read
DATA · Constant

↓
Base Address



OPCODE | Addresses

↓
Index Reg Name
(Index Value)

↓
Index Register(Ri)

$$@ \quad EA = XR + AF$$
$$EA = \underline{100} + \underline{500}$$

$$EA = \underline{\underline{600}}$$

<u>Index AM</u>	<u>@</u>	MOV Ax 1000(R ₀)
-----------------	----------	------------------------------

R₀ as a Index Register.

$$Ax \in m[1000 + R_0]$$

$$R_0 = 20$$

$$Ax \in m[1000 + 20]$$

$$Ax \in m[1020]$$

Index AM

- ~~Selected~~ ① Index AM
- ~~Indirect~~ ② Index Based AM | Base Index AM.
- ~~Indirect~~ ③ Base Index with Displacement AM.
- ~~Indirect~~ ④ Index Indirect AM.
- ~~Indirect~~ ⑤ Auto Indexed AM.
↳ Auto Increment / Decrement

② Base Index AM

Some time CPU Contain Separate Base Register & Index Register to Store the Base Value & Index Value Respectively

③ **8086 up.**

BX Ref \Rightarrow Base Register

SI | DI : Index Register [Source Index | Destination Index]

MOV BX, #1000

MOV SI, #20.

MOV AX [BX][SI]

$AX \in [BX + SI]$

$AX \in M[1000 + 20]$

$AX \in M[1020]$


③

Base Register with Displacement :

mov Ax $\underline{\Sigma}$ ([BX] [SI])

$$Ax \in M [(BX) + (SI) + \underline{\Sigma}]$$

④ Indirect Index AM.



OPCODE | Address
↓
Index Reg Name
(Index Value)
↓
Index Register (Ri)

@

$$\begin{aligned} EA &= \underline{\underline{XR + AF}} \\ EA &= \underline{\underline{100 + 500}} \\ EA &= \underline{\underline{600}} \end{aligned}$$

Registered
Indirect

| Ref Ref EA
| Mem Ref DATA

Memory
Indirect

| Mem Ref for EA
| Mem Ref for Read/Work
DATA

Not in used.

Index
Indirect

| Reg Ref for Index Value
| Arithmetic Ref for Calculations
EA
| Mem Ref for EA
| Mem Ref for Read/Work DATA

Transfer of Control AM

[TOC]

- Transfer of Control [TOC] Flow AM focused on 'Instruction'.
- During the execution of TOC Instruction Program Control has been changed from one location to another location.

TA: Target Address
BA: Branch Address
EA: Effective Address

Branch
Instruction

(target)

→ JMP, SKIP,
GOTO etc.

Transfer of Control AM


TOC flow AM.

- ① **UnConditional TOC.**
- eg
① JMP α (Address)
② HALT

- ② **Conditional TOC.**

JNZ (Jump on Not zero)
BNZ (Branch on Not zero)
BZ (Branch on zero)
JZ (Jump on zero).

Transfer of Control AM



Relative Value is Difference between Current PC Value
& Target Address

Note

Relative Value = +ve (forward Jumping)

Relative Value = -ve (Backward Jumping)


PC Relative AM.

$$\text{Target Address} = \frac{\text{Current PC Value}}{\text{Relative Value}} + \text{OFFSET}$$

$$1051 = 1003 + \text{Relative Value}$$

$$\begin{aligned}\text{Relative Value} &= 1051 - 1003 \\ &= +48 \quad \text{forward Jumping.}\end{aligned}$$

Transfer of Control AM



$$\text{Target Advertisers} = \frac{\text{Current PC Value}}{\text{PC Value}} + \text{Relative Value.}$$

$$1001 = 1052 + \text{Relative Value.}$$


$$\begin{aligned}\text{Relative Value} &= 1001 - 1052 \\ &= -51\end{aligned}$$

$$\boxed{\text{Relative Value} = -51}$$

Conditional TOC: In Conditional TOC Condition
Checking Done on the Status of.
Previous Instruction output.

Transfer of Control AM

Conditional Branch.



Jump on Not zero.
 $R_1 = 0$ So Condition false.

I_3 : Fetch

PC : 1003

But When I_3
 execute then PC Value.

PC : 1003

No Change Bcz Condition false.

So Target address is the Next Sequential Instruction address.

Transfer of Control AM

Branch Instruction

Conditional

TOC

Condition False

Unconditional
TOC Instr'n

PC Value Updated as a Target address & Now PC Execute the Target Instruction as Next Instruction.

① Condition True:

PC Value Updated as Target Address & Now PC Execute the Target Instruction as a Next Instruction.

PC value is NOT Updated as a Target address & Now Next Sequential Instruction is executed as a Next Inst'n.

PC Relative AM

Target Address = Current PC Value + Relative Value.

PC Relative AM


EA = Current PC Value + Address field value(Relative Value)

In this Mode Effective Address(EA) is obtained by adding the Relative Value to Program Counter(PC)

Relative Value means distance between current location to target location.
It is a Constant(Signed Constant), present in the address field of the instruction.



PC Relative AM is used intra segment transfer of control(branching), when target address is present in same segment then during program execution control will be transferred with in the segment called intra segment branching.



⑧ 8086 up 1 MB memory
 Capacity . Divided into
 16 segment of 64KB.

$16 \times 64KB$

$2^4 \times 2^{16} B$

2^{20} Byte

Base Register AM

Target Address = Base Register Value + ~~Offset (AF)~~ Relative Value.

Base Register AM

EA = Base register Value + Address field value

Base Register AM is used inter segment transfer of control(branching), when target address is present in different segment then during program execution control will be transferred between the segment called inter segment branching.

Note: Both PC relative AM & Base Register AM are suitable for program reallocation at run time.

Base Register AM \Rightarrow Reallocation.

PC-Relative AM \Rightarrow Inter Segment Branching

Q. |

P
W

Consider a 4 Byte long pc relative instruction is located in the memory with the starting address of 243048(Decimal). A -8 sign Displacement is present in the address field of the instruction .

What is the branch address(Target address)?

(243044) Ans

Instruction Size = 4Byte

Starting address = 243048

Current PC value = 243052

Displacement (Relative Value) = -8 (Backword jumping)

Target Address = Current PC + Relative Value

$$= 243052 + (-8)$$

$$= 243052 - 8 = (243044) \text{ Ans}$$

243048
243049
243050
243051

PC \Rightarrow 243052

I
I
I
I

Next Instn

Q. Q.

Consider a 4 Byte long Jump instruction stored in the word addressable memory with a word size of 16bits. The starting address of instruction is 900(Decimal). A address field contain -- -32. content of base register is 500. What is the branch address(Target address) when the instruction is designed with

- NB 870 ✓
NB 46B ✓
- (i) PC Relative Addressing Modes
 - (ii) Base Register Addressing Modes


4Byte JMP Instruction

Memory Word Addressable

Word Size = 16 bit = 2 Byte

Instn Size = 4Byte = 2 Words
4B Words

Relative - 32
Value



Memory (Word Addressable)

Target Address = Current PC Value + Relative Value

$$902 + (-32)$$

$$\Rightarrow 902 - 32$$

Target Address	= 870
----------------	-------

Avg

Decoder

JMP | -32

① PC Relative AM

$$\text{Target Address} = \frac{\text{Current PC Value}}{\text{Relative Value}} + \text{AF(OFFSET)}$$

902 - 32

= -870 Ans

② Base Register AM

$$\text{Target Address} = \frac{\text{Base Registry Value}}{\text{Relative Value}}$$

500 + (-32)

500 - 32

$$\text{Target Address} = \underline{468} \quad \underline{\text{Ans}}$$

2Byte



Q.3

Consider a 16bits which support 1 word long instruction, stored in the memory with a starting address of 900(Decimal). Instruction format contain 8bit Opcode & Address field. Instruction is designed with PC Relative JMP Operation.

During its execution control(Branch) will be transferred to an address 614(Decimal) then What is

- (i) What is the Relative Value in Address field of the instruction?
- (ii) What is the PC Value before instruction fetch, after instruction fetch and after Execution phase?

16 bit Instruction = 2Byte



Target
Add = 614

(i) Target Address = Current PC Value + Relative Value.

$$614 = 902 + \text{Relative Value} \Rightarrow \text{R.V} = 614 - 902$$

(i) $\boxed{\text{Relative value} = -288}$ Ans

(ii) PC Value Before Instrⁿ Fetch : 900
After Instruction Fetch : 902
After Execution : 614 (Target Address)

Consider the following instruction sequence where registers R1, R2 and R3 are general purpose and MEMORY [X] denotes the content at the memory location X.

Instruction	Semantics	Instruction Size (bytes)
MOV R1, (5000)	$R1 \leftarrow \text{MEMORY}[5000]$	4
MOV R2, (R3)	$R2 \leftarrow \text{MEMORY}[R3]$	4
ADD R2, R1	$R2 \leftarrow R1 + R2$	2
MOV (R3), R2	$\text{MEMORY}[R3] \leftarrow R2$	4
INC R3	$R3 \leftarrow R3 + 1$	2
DEC R1	$R1 \leftarrow R1 - 1$	2
BNZ 1004	Branch if not zero to the given absolute address	2
HALT	Stop	1

Assume that the content of the memory location 5000 is 10, and the content of the register R3 is 3000. The content of each of the memory locations from 3000 to 3010 is 50. The instruction sequence starts from the memory location 1000. All the numbers are in decimal format. Assume that the memory is byte addressable.

After the execution of the program, the content of memory location 3010 is 50 A8

[GATE-2021(Set-1)-CS: 2M]

Consider a RISC machine where each instruction is exactly 4 bytes long. Conditional and unconditional branch instructions use PC-relative addressing mode with Offset specified in bytes to the target location of the branch instruction. Further the Offset is always with respect to the address of the next instruction in the program sequence. Consider the following instruction sequence

Instr. No	Instruction	Address	Target Address
1000-1003 i	add R2, R3, R4		
1004-1007 i+1	sub R5, R6, R7		
1008-1011 i+2	cmp R1, R9, R10		
1012-1015 i+3	Branch Instruction beq R1, Offset	i	1000

$$PC\ Value = 1016$$

$$Target\ Address = 1000$$

$$Target\ Address = Current\ PC\ Value + \frac{Offset}{(Relative\ Value)}$$

$$1000 = 1016 + offset$$

$$offset = -16$$

If the target of the branch instruction is i, then the decimal value of the Offset is -16.

[GATE-2017(Set-1)-CS: 2M]

For computers based on three-address instruction formats, each address field can be used to specify which of the following:

- S1: A memory operand
- S2: A processor register
- X S3: An implied accumulator register

OP | AF₁ | AF₂ | AF₃


[GATE-2015(Set-1)-CS: 1M]

- A Either S1 or S2
- B Either S2 or S3
- C Only S2 and S3
- D All of S1, S2 and S3

Unconditional TOC



HALT: Uncondition TOC Instruction in
which Target Address is the
Starting Address of the Instruction which
Called HALT Instruction.



I_{51}

F_{52}

Another example of NaL^-

1000 - 1003


1004 - 1007

1008 - 1011

1012 - 1015

1016 - 1019

1020 - 1023



I_5

I_6

.

I_{51}

f_{52}

$I_5 \xrightarrow{I_5 \text{ Fetch}} \text{PC : } 1016 \text{ (} I_5 \text{ Starting address)}$

But When I_4 execute

then


PC : 1016 I_4 : HALT \Rightarrow Starting address
of I_4 as
Target Address.

PC : 1012.

Consider evaluating the following expression tree on a machine with load-store architecture in which memory can be accessed only through load and store instructions. The variables a, b, c, d and e are initially stored in memory. The binary operators used in this expression tree can be evaluated by the machine only when the operands are in registers. The instructions produce result only in a register. If no intermediate results can be stored in memory, what is the minimum number of registers needed to evaluate this expression?

[GATE-2011-CS: 2M]

- A 2
- B 9
- C 5
- D 3



The program below uses six temporary variables a, b, c, d, e, f.

```
a = 1
b = 10
c = 20
d = a + b
e = c + d
f = c + e
b = c + e
e = b + f
d = 5 + e
return d + f
```

| Assuming that all operations take their operands from registers, what is the minimum number of registers needed to execute this program without spilling?

[GATE-2010-CS: 2M]

A 2

B 3

C 4

D 6

Assume that $EA = (X) +$ is the effective address equal to the contents of location X , with X Incremented by one word length after the effective address is calculated; $EA = -(X)$ is the effective address equal to the contents of location X , with X decremented by one word length before the effective address is calculated; $EA = (X) -$ is the effective address equal to the contents of location X , with X decremented by one word length after the effective address is calculated. The format of the instruction is (opcode, source, destination), which means ($\text{destination} \leftarrow \text{source op destination}$). Using X as a stack pointer, which of the following instructions can pop the top two elements from the stack, perform the addition operation and push the result back to the stack.

[GATE-2008-CS: 1M]

A ADD $(X) -, (X)$

B ADD $(X), (X) -$

C ADD $-(X), (X) +$

D ADD $-(X), (X)$


Instruction Set

- ✓ 1) DATA Transfer Instn / operation.
- ✓ 2) DATA Manipulation Instn / operation
 - (i) Arithmetic (eg ADD, SUB, DIV, MUL, INC, etc.)
 - (ii) Logical (OR, NOT, AND, XOR, NAND etc)
 - (iii) Shift & Rotate operation (Arithmetic & Logical Shift)
~~D.E.~~ (Rotate with & without carry)
- ✓ 3) Program Control Instn / operation (TOC Instn)
(Unconditional & conditional TOC)


Data Transfer Instn/operation: Data transferred from one location to another location.

(i) MOV :	Destination	Source
	mem	Reg
	Reg	Mem
	Reg	Reg
	Mem	Immediate
	Reg	Immediate

Data Transfer Instn/operation:



③ Program Control Dust'n (TOC Dust'n)



CoA

94Q's

~~①~~

Digital Electronic

Arithmetic, Logical & Shift, Rotate
Operation.

~~②~~

Flag

- Carry
- sign
- zero
- Auxiliary Carry
- facility
- overflow Flag.

RLC, RRC

**THANK
YOU!**

