## COMPUTER SCIENCE



Computer Organization and Architecture

Cache Memory





Lecture\_02

Vijay Agarwal sir






Memory Access

**Cache Memory** 




Memory Hier.

Tyle of Access.



### Memory








Calculate the average Access time, when the CPU request for the memory 100 times, out of 100 times, 90 times hit & 10 Time miss. If time taken when there is a hit(Each hit) is 20ns & time taken when there is a Miss(Each Miss) is 150ns.?




1. Simultaneous Access Memory Org.: 2 level

h: Caune Hit Ratio. to: Caone Access time tm: MM Access time





### 1. Simultaneous Access Memory Org. Nevel





#### 1. Simultaneous Access Memory Org.

#### Remember

Aug Ingth ET = 5.51 X109 Sec. 1 Ingth ET = 5.51 X109 Sec.


In I Sec > How Many # Ingth



1. Simultaneous Access Memory Org.



2. Hierarchical Access Memory Org. 2 Le



#### Hieranchical Access:

#### Hieraschical Access

h = 0.8

(1-h)=1-0.8

= 0.2

2 16+24

Tays = yousec Ans

$$(1-0.8) (20+100)$$

$$\Rightarrow 0.8\times20 + 0.2(20)+0.2(100)$$

$$\Rightarrow 0.8\times20 + 0.2(20)+0.2(100)$$

hi: Hit Ratio in Level Py (1-hz): Miss Ratio in Lovel 1 (Mi)

2. Hierarchical Access Memory Org. 3 Level (1-h2): Miss Rafia in Level (M2)

Mi: Miss Ratio in Level 1

M2: Miss Ratio in Level 2.



2. Hierarchical Access Memory Org. 3 Level

7



2. Hierarchical Access Memory Org. N Level

Toug = 
$$H_1T_1 + (1-H_1)H_2(T_2+T_1) + (1-H_1)(1-H_2)H_3(T_3+T_2+T_1)$$
  
+....(1-H\_1)(1-H\_2)(1-H\_3)...(1-H\_{n-1})H\_n(T\_n+T\_{n-1}+...T\_3+T\_2+T\_1)



Calculate the average Access time with the cache access time 1ns, and main memory access time 100ns, Hit ratio 90%?
Using Hierarchical Access?







In a 2 level memory, level 1 memory is 5 times faster than level 2. and its access time is 10ns < Average Access Time. Let level 1 Access time is 20ns, What is the hit ratio? Using simultaneous Access org?



Consider a system with 2 levels. Level 1 Access time is 20ns Level



2 Access time = 150ns  $T_{avg} = 30$  using simultaneous Access.


What is the Hit Ratio? Hit Rotio Not Elbect levels Accept time Only (ii) If the Hit Ratio is made to 100% then what is the Access Tong change.

time of  $L_1 \& L_2$  Memory?

Simultanois = 3012.

(ii) If Hit Ratio Made to 100.1. then Accors time of LI 212 Memory.







The 20 To = 150, Toyg = 20 
$$\Rightarrow$$
 Now Toyg increased by 10.1.  $\Rightarrow$  30+10/30

Toygnew = hxt1+(1-h)t2

Toygnew = hxt1+(1-h)t2

$$33 = h+20+(1-h)150$$
  
 $33 = 20H+150-150H$   
 $130H = 117$ 

Previous 4it Ratio = 92.3.1.

Hit Ratio Decreased by





Assume that for a certain processor, a read request takes 50 nanoseconds on a cache miss and 5 nanoseconds on a cache hit. Suppose while running a program, it was observed that 80% of the processor's read requests result in a cache hit. The average read access time in nanoseconds is [Mysec] AveGATE - 2015]

Tang = 
$$h * 5 + (1-h) * 50$$
  
=  $0.8 \times 5 + (1-0.8) \times 50$   
=  $9 + 10$   
Tang = 14 MSec Ang

#### NAT



Assume that for a certain processor, a read request takes 50 nanoseconds on a cache miss and 5 nanoseconds on a cache hit. Suppose while running a program, it was observed that 80% of the processor's read requests result in a cache hit. The average read access time in nanoseconds is <a href="#">IMPREC</a>
(i) What is Data Transfer rate (performance) of this memory system (in words/sec)?

(ii) What is Bandwidth required of this memory system if word size is 8bit?

## 72 Millions Word Per Sec

(ii) Roudwidth = word Size = 8 bits

=> 72 million wood Per Ser => 72×10 word Per Sec.

=> 72×106 X (8 bits) Per Sec => 72×8 mbits/sec

7 576 M bits sec 7 576 Mbik Rike 1 Byk= 8 bit ]

## Cache Work on Locality of Reference.

# Locality of Reference [Lok]


Accessing the Higher Level of Memory Data from the Level I Memory (Cache Memory) is Called Locality of Reference. (Faster Memory)

# Locality of Reference [Lok]


- 10 Temporal LOR
- 2) Sportial LOR



2. Hierarchical Access Memory Org. 2 Level



#### Hieranchical Access:



## Non Technical eg

LOR: Medical Store

Only 1 Time go to Medical Store Buy
One Porto of
So Next time is same Tablet 10/20 Tablet.

Pagin Many Many Tablet 10/20 Tablet.

Require them No Need to go Medical Store, take it from Mome.

CPU Word. Cache Block Manny Block = 32 Byte 32 words If Miss in Cache then I Complete Block is transfered From Main Memory to Cause the Respective Word

(Which is Requested Demanded by CPU) give from Cause Memory to CPU ( Next Reference there is a Cache hit).




@ Here L Block Size = 32 Word 32 Byte & CPU Require Buly I word.?

(Som) In this Process I complete Block of 32 words 22 Ryte transferred from Main memory to Gause Mennany. Them Demanded (Requested) I word transferred from Cause Memory to CPV.


(Note) So in the Next time when CPU Request Some word 68 Adjacent word then that Request Available in Cache. [Cache Hit].

# Locality of Reference [Lor]

## LOR [Locality of Reference]



- (1) Temporal LOR
- (2) Spatial LOR.



M(2000) (n) Memory Location Word Available in B5.


(1) Temporal LOR: means the same word in the same block is reference by the CPU in near future (Frequently)[Eg: LRU] Or ((2000)) location wallah word Again &

Same data which access again and again then that type of data stored in Temporal LOR.

## LOR [Locality of Reference]



(2) Spatial LOR means adjacent word in the same block is referenced by the CPU in a sequence.



### Types of Cache



1) Unified Cache: Instruction & Data both are placed in Same Cache.


2) Split Cache: This Cache logically Divide into two parts

(i) Instruction Cache [I - cache]

(ii) Data Cache [D-cache]

3) Multilevel Cache:






Main Memory


Size 
$$L_1 < L_2$$
  
Speed  $L_1 > L_2$ 

## 2 Level of Memory (It Locality of Reference Included)




CPU Always Access the Data from the "mamag."
faster Memory (Level I (ache Memory) If there is Miss in Level I (ache) Memory than One Complete Block is transferred From Level 2 (Slow) Memory to Level I (Cache) Memory & addressed Wind (Which is Requested | Demanded by (Pu) that Respective Wind given from Cache Memory to CPU.

## 2 Level of Memory (It Locality of Reference Included)




TB= nx T2

## 2 Level of Memory (If Locality of Reference Included)



\*

### 2 Level of Memory (It Locality of Reference Included)



.

# The Locality of Reference Included

(TB=N\*T2)

OR

The 3 level Memory Tay = hit + (1-hi) he (te+ti) + (1-hi) (1-hz) (te+ti+ti) hg=1 [last level memory always]: It Locality at Rebevence included. Tayg = htl+ (1-h)h2(t2+t1) +(1-h1)(1-h2)(t3+t2+t1) Tang = h,t,+ (1-h,) h2 (TB1+TI) + (1-h,) (1-h2) (TB2+TB,+TL) TBL TMAKE Block

Q.

In a 3 level memory, level 1 memory Access time is T1, level 2 memory Access time is T2(TB1) and level 3 memory Access time is T3(TB2). Hit ratio of level 1 is h1 and Hit ratio of level 2 is h2. What is the average Access time Using Hierarchical Access?

(i) If there is a hit in level1(h1=100%). hi=1

(ii) If there is a miss in level 1 & hit in level 2 (h2=100%)  $h_1=0$   $h_2=1$ 

(iii) If there is a miss in level1 and Level 2 & hit in level3 he has o



It Locality of Reference Included.

(a.1) 
$$h_1 = 100 \Rightarrow h_1 = 1$$
  
 $(1-h_1) = 0$   
 $(1-h_1) = 0$ 


Toug = hiti+(1-hi) h2(t2+ti)+(1-hi)(1-h2)  
h2(t2+t2+ti)
Toug = hiti+(1-hi)h2(TBi+TI)+(1-hi)(1-h2)(TB2+TB1+TI)

$$h_1$$
(TB)
 $h_2$ (TB)
 $h_3$ (TB)
 $h_4$ (TB)
 $h_5$ (TB)

$$60^{3}) h=0 h2=0 h2=1$$

If Locality of Reference Included.

$$(3)^{3}h_{1}=0$$
  $h_{2}=0$   $h_{3}=1$ 



In a 2 level memory, level 1 memory Access time is 30ns and level 2 memory Access time is 250ns/word. Hit ratio of level 1 is 90%. If there is a miss in level1 then 4word block must be transferred(moved) from level 2 into level 1 and then addressed word is given to CPU. What is the average Access time?

$$=) 0.9[30] + (1-0.9)[1000+30]$$



) (

Assume that for a certain processor, a read request takes 50 nanoseconds on a cache miss and 5 nanoseconds on a cache hit. Suppose while running a program, it was observed that 80% of the processor's read requests result in a cache hit. The average read access time in nanoseconds if Types [GATE - 2015]

Alteady Done.

#### NAT



(iii) What is Bandwidth required of this memory system if word size is 8bit?

already Done in today close kindly (i) 71.4 > 72 Million word Per Sec. Refer

72 MB ps.

Q.

A cache memory that has a hit rate of 0.8 has an access latency 10 ns and miss penalty 100 ns. An optimization is done on the cache to reduce the miss rate. However, the optimization results in an increase of cache access latency to 15 ns, whereas the miss penalty is not affected. The minimum hit rate (rounded off to two decimal places) needed after the optimization such that it should not increase the average memory access time is \_\_\_\_\_.

(OR)

h= 0.8, tc=10 ngec  
miss Penalty (tm) = 100 ngec  
Tayg = htc + (1-h) (tm+tc)  

$$\Rightarrow 0.8 \times 10 + (1-0.8) (100+10)$$
  
= 8+0.2(110)  
= 8+22

Toug=30 ngee

[GATE 2022: NAT]

Toyg = 
$$tc + (1-h) tm$$
  
 $\Rightarrow 10 + (1-08) 100$   
 $= 10 + 20$   
Toyg =  $30 \text{ MeC}$ 

Now optimization: tenew=15 nsec.

tm 4 tang Remain Same (Not Changed)

Taugnew = 
$$h \times tc + (1-h)(tm+tc)$$
  
30 =  $1 \times H \times 15 + (1-h)(100+15)$   
30 =  $1 \times H + 115 - 11 \times H$   
85 =  $100 \times H$   
 $H = 85$ 

H=0.85

Taugnew = 
$$t_{new}$$
 (1-h)  $t_{m}$   
 $30 = 15 + (1-h) 100$   
 $30 = 15 + 100 - 100 \text{ M}$   
 $85 = 100 \text{ M}$   
 $100 + 100 + 100 \text{ M}$   
 $100 + 100 + 100 \text{ M}$   
 $100 + 100 +$ 

#### NAT



A direct mapped cache memory of 1 MB has a block size of 256 bytes. The cache has an access time of 3 ns and a hit rate of 94%. During a cache miss, it takes 20 ns to bring the first word of a block from the main memory, while each subsequent word takes 5 ns. The word size is 64 bits. The average memory access time in ns (round off to 1 decimal place) is \_\_\_\_.

#### NAT



A certain processor deploys a single-level cache. The cache block size is 8 words and the word size is 4 bytes. The memory system uses a 60-MHz clock. To service a cache miss, the memory controller first takes 1 cycle to accept the starting address of the block, it then takes 3 cycles to fetch all the eight words of the block, and finally transmits the words of the requested block at the rate of 1 word per cycle. The maximum bandwidth for the memory requested block at the rate of 1 word per cycle. The maximum bandwidth for the memory system when the program running on the processor issues a series of read operations is ×106 bytes/sec. [GATE-2019-CS: 2M]

