

COMPUTER SCIENCE

Computer Organization and Architecture

Cache Memory

Lecture_05



Vijay Agarwal sir



A graphic of a construction barrier made of orange and white striped panels, topped with two yellow bollards, stands to the left of the sign.

**TOPICS
TO BE
COVERED**

A red diamond-shaped icon containing the white text '01' is positioned to the left of the section title.

01


Mapping Techniques

Mapping

The Process of transfer the Data from Main Memory to Cache Memory is called Mapping.

- ① Direct Mapping
- ② Set Associative Mapping
- ③ Fully Associative Mapping

Memory Organization



Mapping

The process of transfer the Data from Main Memory to Cache

Memory is called mapping. There are 3 Type of Mapping

Technique

- 1) Direct Mapping
- 2) Set Associative Mapping
- 3) Fully Associative Mapping

Mapping Function

- ❑ Because there are fewer cache lines than main memory blocks, an algorithm, is needed for mapping main memory blocks into cache lines.
- ❑ Three techniques can be used:



Direct

- The simplest technique
- Maps each block of main memory into only one possible cache lines.

Associative

- permits each main memory block to be loaded into any line of the cache.
- The cache control logic interprets a memory address simply as a Tag a word field
- To determine whether a block is in the cache, the cache control logic must simultaneously examine every line's Tag for a match

Set Associative

- A compromise that exhibits the strength of both the direct and associative approaches while reducing their disadvantage.

Direct Mapping

: Cache Controller interpret the Physical address as


$$TAG = \frac{MM\text{ Size}}{CM\text{ Size}}$$

$$\text{Tag bit} = \lceil \log_2 \# \text{Tag} \rceil$$

(OR)

How Many Number
of Main Memory
Block Possible (fitting)

$\text{Tag} = P.A - (L.O + \text{two for L Cache line})$
But Only One Block Can
present at a time.



Number of
CM Blocks /
CM Lines

$\hookrightarrow \# \text{ Addresses in a}$
 Block

$$\# \text{Lines} = \frac{CM\text{ Size}}{\text{Block size}}$$

$$L.O = \log_2 \# \text{ Lines}$$

Direct Mapping :

Mapping function : $k \bmod N = i$

OR

Cache Address = MM Block No
(Request) \bmod Number of CM Lines.

k : MM Block No

N : # CM Lines

i : CM Line [0 to $N-1$] No

Direct Mapping

In this Direct Cache Controller interprets the CPU generated Request as follows:



$$\# \text{LINE} = \frac{\text{CM Size}}{\text{BLOCK Size}}$$

$$\text{Word Offset} = \log_2(\text{Block Size})$$

$$\text{LINE Offset} = \log_2(\#\text{LINE})$$

$$\text{TAG} = \text{Physical Address} - (\text{Line offset} + \text{Word offset})$$

$$\text{TAG Memory Size} = \#\text{LINE}'s \times \text{Tag bits} \text{ (Depend on the mapping technique)}$$

1) Direct Mapping

In this Technique mapping function is used to transfer the data from Main Memory to Cache Memory. The Mapping Function is

$$\text{Cache address} = \text{Main Memory request} \quad \text{MOD} \quad \# \text{ CM LINES}$$


(Or)

$$K \text{ MOD } N = i$$

K: MM Block No.

N: # of Cache Line

i: CM Line Number



$$0 \bmod 4 = 0$$

$$1 \bmod 4 = 1$$

$$2 \bmod 4 = 2$$

$$3 \bmod 4 = 3$$

$$4 \bmod 4 = 0$$


$$5 \bmod 4 = 1$$

$$6 \bmod 4 = 2$$

$$7 \bmod 4 = 3$$

CM

 $B_0 \& B_4$: LINE 0 $B_4 \& B_5$: LINE 1 $B_2 \& B_6$: LINE 2 $B_3 \& B_7$: LINE 3






$$\# \text{LINE} = \frac{\text{CM SIZE}}{\text{LSC}} = \frac{8\text{B}}{2\text{B}} = 4 \text{ Lines}$$

P.W



$\text{L.O} = 2 \text{ bit}$

$$\# \text{LINE} = 2^2 = 4 \text{ Lines}$$



$$K \bmod 4 = j$$

$\text{TAG} = 1\text{bit} \Rightarrow 2^1 = 2 \text{ MM Block}$
 Fighting for 1 CM Lines
 But Only One Can Present at a time.



MM Block

TAG LINE

0	00
---	----

 $B_0_{[000]}$

Direct Mapping

$$\frac{K \bmod N = i}{0 \bmod 4 = '0'}$$

CM LINE

LINE '0'

TAG LINE

1	11
---	----

 $B_7_{[111]}$

$$\frac{K \bmod N = i}{7 \bmod 4 = '3'}$$

LINE '3'

$$\text{Tag Memory Size} = \underline{\# \text{LINE's}} \times \underline{\text{Tag bits}}$$




Depends
On the
Mapping
technique

In the above example: # LINE = 4
Tag bit = 1 bit
(Direct Mapping)

$$\text{Tag Memory Size} = 4 \times 1 = 4 \text{ bits}$$

(Physical Add)
mm Read
CPU \Rightarrow Cache

0 0 0 0



Tag Memory = #LINES \times Tag bit
 $\Rightarrow 4 \times 1 \text{ bit}$
= 4 bits Avg

Q

How to check Cache Hit or Cache Miss ?

Consider the following program

I₁: MOV r₀ [0000]




I₂: MOV r₁ [1000]

I₃: ADD r₀r₁

*Cache Hit
so Data (Respective Word)
given from Cache Memory to CPU.*

*Top
Match
Cache Hit*

Comparator



P
W


Consider the following program

I₁: MOV r₀ [0000]

I₂: MOV r₁ [1000]


I₃: ADD r₀r₁

CPU generated Request ^{firstly} Refer to the Cache P W




Reference forwarded to Main Memory.

main memory



B₄(100)



$$k \bmod N = i$$

$$k \bmod 4 = i$$

$$B_4[100] \quad 4 \bmod 4 = '0'$$



Consider the following program C

I₁: MOV r₀ [0000]

I₂: MOV r₁ [1000]

I₃: ADD r₀r₁

Complete working :

- CPU generated Request firstly Refer to the Cache Memory.
- [Direct mapped Cache] Cache Controller interpreted the Physical Address as :



- Line offset field is Directly Connected to the Address logic of Cache Memory so Respective Cache Line will be enabled.
- The existing Tag in the enabled Cache Line is Compared with the CPU generated Tag with the Help of Tag Comparators.

Complete working :

- If both Tag [CPU generated Tag & ^{existing Tag on}
^{Enabled Cache} Line Tag] are Matching then
it is called Cache Hit [operation hit (ie Data Present in the Cache)]

Note

So Based on Word offset [^{0th Byte of Block}
^{1st Byte of Block} @] Perspective Data
Respective Word or Byte is transferred from Cache to CPU.

- If Both Tag are Not Matching then operation called Cache Miss,
then Reference forwarded to the Main Memory.
- According to mm Format . Respective MM Block Enabled & Transfer (Copying) from
MM to CM With the Help of Direct Mapping Function ($K \bmod N$) into Particular
Cache Line. the Cache to CPU.

Complete working :

Here Cache Controller Maintain Some extra bits for each Cache Line & that stored in Tag Directory/memory.

$$\text{Tag Memory} = \frac{\text{Number of CM Lines}}{\text{Cache Size}} \times \text{Tag bits}$$

Direct Mapping

Number of Comparator = 1

Size of Comparators = Tag bits.



Direct Mapping

Note In a Mabbing Process Complete LMM Block is transferred from MM to Cache Memory.


Note But Respective Word/Byte of that Particular Block (Based On Word offset) which is demanded (Requested) by the CPU is given from Cache to CPU.

Direct Mapping



Block : 2 Byte

000 0 : 0th Byte of B₀ TAG
000 1 : 1st Byte of B₀ TAG



000	B ₀	2B
001	B ₁	2B
010	B ₂	2B
011	B ₃	2B
100	B ₄	2B
101	B ₅	2B
110	B ₆	2B
111	B ₇	2B

MM.

B₀


B₀ 0 | 00 | 0

0th Byte of B₀

B₀ 0 | 00 | 1

1st Byte of B₀

B₀ 000 | 0
W.O



Block B₀ (2B)

Data
TAG { 0000 Q = x
TAG { 0000 L = y
L.O

Block B₇

1110 = p
1111 = q

B₄

B₄:

1	000	10
---	-----	----

 W.O.

B₄:


1	000	10
---	-----	----

0th Byte of B₄

B₄

1	000	11
---	-----	----

1st Byte of B₄



Block B₀ (2B)

Data = $\frac{w}{n}$

Block B₇

$1110 \div p$

$1111 = q$

LOR [Locality of Reference]

Consider the following program

I₁: MOV r₀ [0000] 0th Byte of B₀

I₂: MOV r₁ [0001] 1st Byte of B₀


I₃: MOV r₂ [1000] 0th Byte of B₄

I₄: MOV r₃ [1001] 1st Byte of B₄

T₁: [0000] : Block B₀ (0th Byte) : Present in Cache : Cache Hit

T₂: [0001] : Block B₀ [Cache Hit] \Rightarrow Present in Cache.

Due to Locality of Reference



000 Q = x value

000 L = y value

TAG	00	B ₀	0	2B
01			0	
10			0	
11		B ₇	0	2B

LOR [Locality of Reference]

Consider the following program

I₁: MOV r₀ [0000] 0th Byte of B₀

I₂: MOV r₁ [0001] 1st Byte of B₀

I₃: MOV r₂ [1000] 0th Byte of B₄


I₄: MOV r₃ [1001] 1st Byte of B₄

I₃: [1000] \Rightarrow B₄ \Rightarrow Cache Miss So Bring B₄ From MM to CM.

\hookrightarrow then 0th Byte of given to CPU [MM to Cache[B₄] then Cache to CPU 0th Byte of B₄].


I₄: [1001] : B₄(1st Byte of B₄) : Cache Hit

Due to Locality of Reference



000 Q = x value

000 L = y value



Disadvantage of Direct Mapping:

- In Direct Mapping each Cache Line is Able to Hold Only (L Tag) L Main Memory Block at a time So Number of Conflict Miss increase.
- If CPU is Referring the Multiple blocks which are Mapped into the Same Cache Line Number [eg $B_0, B_4, B_0, B_4, B_0, B_4 \Rightarrow$ Line No '0'] then Number of Conflict Miss [miss] will be very High Even other Cache Line are Empty [Thrashing].

Disadvantage of Direct Mapping

I₁: MOV r₀ [0000] 0th Byte of Block B₀

I₂: MOV r₁ [1000] 0th Byte of Block B₁

I₃: MOV r₂ [0001] 1st Byte of Block B₀


I₄: MOV r₃ [1001] 1st Byte of Block B₁

I₅: MOV r₄ [0000] 0th Byte of Block B₀

I₆: MOV r₅ [1000] 0th Byte of Block B₁

Set Associative Mapping

Set Associative Mapping



$$\# \text{LINE} = \frac{\text{CM Size}}{\text{Block size}}$$

Mapping function.

$$K \bmod S = i$$

$$\# \text{SET} = \frac{\# \text{LINES}}{N\text{-Way}}$$

$$TAG = PA - [S.O + W.O]$$

$$S.O = \lceil \log_2 \# \text{SET} \rceil$$


K: MM Block [Request] No.

S: Number of Cache Set

i: Cache Set Number [0 to S-1].

2) Set Associative Cache

SET associative cache controller, Interpreter the CPU generated request as follows:



Numerical



Q. L Consider a Direct Mapped Cache if the size of cache memory is 512KB & Main Memory 512MB & Cache line size is 64KB then calculate the Number of bit Required for

1. (i) P.A (29) (ii) TAG (10) (iii) L.O (3) (iv) W.O (16)
- (2) #lines (8) (3) TAG memory size

Soln



$$PA = 512MB = 2^{29}B \Rightarrow PA = 29 \text{ bit}$$

$$\text{Line Size} = 64KB = 2^{16}B \Rightarrow W.O = 16 \text{ bit}$$

$$\# \text{LINES} = \frac{\text{MSize}}{\text{Blocksize}} = \frac{512KB}{64KB} = \frac{2^{19}B}{2^{16}B}$$

$$\# \text{LINE} = 8$$

$$\text{Tag Memory Size} = \# \text{LINE} \times \text{Tag bit}$$

$$\Rightarrow 8 \times 10 \\ = 80 \text{ bit} \quad \text{@ } 10 \text{ Byte Ans}$$

$$L.O = 3 \text{ bit} \quad TAG = P.A - (L.O + W.O)$$

$$TAG = 29 - (3 + 16) \\ = 10 \text{ bit}$$

Q. L

Consider a 2-way set associative if the size of cache memory is 512KB & Main Memory 512MB & Cache line size is 64KB then calculate the Number of bit Required for

PW

Sale

2 Way Set associative



$$\text{Tag Memory Size} = \# \text{LINES} \times \text{Tag bits}$$
$$\Rightarrow 8 \times 11 \Rightarrow 88 \text{ bits} @ 11 \text{ Byte}$$

$$\# \text{LINES} = \frac{\text{CM Size}}{\text{Block Size}} \Rightarrow \frac{512 \text{ kB}}{64 \text{ kB}} = \cancel{2^{19}} \cancel{64} \\ = 2^3 = 8 \text{ lines}$$

$$\#SET = \frac{\#LINE}{N-way} = \frac{8}{2} = 4$$

#SET<4

Set offset = 2bit

$$TAG = P.A - [S.O + W.O]$$

$$\Rightarrow 29 - (2 + 16)$$

$\text{TAG} \Rightarrow 11\text{bit}$

$$\frac{\text{Tag Memory}}{\text{Size}} = \underbrace{\# \text{LINES}}_{\text{OR}} \times \text{Tag bits} \Rightarrow 8 \times 11 \Rightarrow 88 \text{ bits}$$

OR

$$\frac{\text{Tag Memory}}{\text{Size}} = \underbrace{\# \text{SET}}_{\text{Set}} \times \frac{\text{Block Per Set}}{\text{Set}} \times \text{Tag bits}$$

$$\Rightarrow 4 \times 2 \times 11 \text{ bit}$$


$$\frac{\text{Tag Memory}}{\text{Size}} = 88 \text{ bits}$$

Avg

Q2

Consider a 2-way set associative Cache Size = 256 KB, Line size = $\frac{P}{W}$
32 Byte, MM = 1MB, then what is the set number of Physical
address (ABCDE)₁₆?

$$\# \text{LINES} = \frac{256 \text{ KB}}{32 \text{ B}} = \frac{2^18}{2^5 \text{ B}} = 2^{13} \text{ Lines}$$




A:10:1010
B:11:1011

some question
(5E6)₁₆ Ans

yesterday already
done with Direct Mapping.

$$\# \text{SET} = \frac{\# \text{LINES}}{\text{N-way}} = \frac{2^{13}}{2^1} = 2^{12}$$

S.O = 12 bit



Q.

The main memory of a computer has 2^m blocks while the cache has 2^c blocks. If the cache uses the set associative mapping scheme with 2^s blocks per set, then block k of the main memory maps to the set.

- (a) $(k \bmod m)$ of the cache
- (b) $(k \bmod c)$ of the cache
- (c) $(k \bmod 2^s)$ of the cache
- (d) $(k \bmod 2^{cm})$ of the cache

[GATE - 1999]

P
W

Q.

Consider a 4-way set associative cache consisting of 128 lines with a line size of 64 words. The CPU generates a 20-bit address of a word in main memory. The number of bits in the TAG, SET and WORD fields are respectively.

- (a) 9, 6, 5
- (b) 7, 7, 6
- (c) 7, 5, 8
- (d) 9, 5, 6

[GATE - 2007]

P
W

Q.

[Common Data for this and next question]

P
W

Consider a computer with a 4-way set-associative mapped cache of the following characteristics; a total of 1 MB of main memory, a word size of 1 Byte; a block size of 128 words and a cache size of 8 KB.

The number of bits in the TAG, SET and WORD fields, respectively are:

- (a) 7, 6, 7
- (b) 8, 5, 7
- (c) 8, 6, 6
- (d) 9, 4, 7

Q.

[Common Data]

P
W

Consider a computer with a 4-way set-associative mapped cache of the following characteristics; a total of 1 MB of main memory, a word size of 1 Byte; a block size of 128 words and a cache size of 8 KB.

While accessing the memory location 0C795H by the CPU, the contents of the TAG field of the corresponding cache line is

- (a) 000011000
- (b) 110001111
- (c) 00011000
- (d) 110010101

[GATE - 2008]

Q.

A 4-way set-associative cache memory unit with a capacity of 16KB is built using a block size of 8 words. The word length is 32 bits. The size of the physical address space is 4 GB. The number of bits for the TAG filed is

P
W

[GATE - 2014]

Q.

The size of the physical address space of a processor is 2^P bytes. The word length is 2^W bytes. The capacity of cache memory is 2^N bytes, the size of each cache block is 2^M words. For a k-way set-associative cache memory, the length (in number of bits) of the tag field is

(a) $P - N - \log_2 K$

(b) $P - N + \log_2 K$

(c) $P - N - M - W - \log_2 K$

(d) $P - N - M - W + \log_2 K$

[GATE - 2018]

P
W

MCQ

An 8KB direct-mapped write back cache is organized as multiple blocks, each of size 32 bytes. The processor generates 32-bit addresses. The cache controller maintains the tag information for each cache block comprising of the following.

1Valid bit

1Modified bit

As many bits as the minimum needed to identify the memory block mapped in the cache.

$$\text{Tag Entry} = \text{Tagbit} + \text{Extabit}$$

$$\text{Tag Memory} = \# \text{LINE} \times \text{Tag entry}.$$

What is the total size of memory needed at the cache controller to store meta-data (tags) for the cache?

[GATE-2011-CS: 2M]

A 4864 bits

B 6144 bits


C 6656 bits

D 5376 bits


Mapping Boxes.

- ① Direct Mapping
- ② SET Associative Mapping




① Direct Mapping:



Direct
Mapping





Direct Mapping



000	B ₀	2B
001	B ₁	2B
010	B ₂	2B
011	B ₃	2B
100	B ₄	2B
101	B ₅	2B
110	B ₆	2B
111	B ₇	2B

MM.

P
W




Q

MM = 16B, CM = 8B, Block Size = 2B,

2 Way Set Associative Mapping then Calculate bits for
PA, TAG, S.O, W.O & Tag Memory Size ?

Soln



$$\#LINE = \frac{CM\ Size}{Block\ Size} = \frac{8B}{2B} = 4\ lines$$

$$\#SET = \frac{\#LINE}{N-way} = \frac{4}{2} = 2\ set$$


Set offset = 1 bit


$$\text{Tag Memory Size} = \#LINES \times \text{Tag bit}$$

$$\Rightarrow 4 \times 2 = 8\ bit$$


Here tag: 2 bit \Rightarrow i.e. $2^2 \Rightarrow$ 4 MM Blocks are fighting (mapped) Any One Cache Set.

Set Associative Mapping






000	B_0
001	B_1
010	B_2
011	B_3
100	B_4
101	B_5
110	B_6
111	B_7




$$\textcircled{1} \quad \underline{B_0} \Rightarrow K \bmod S = i \\ K \bmod 2 = j$$

$$0 \bmod 2 = \underline{\text{CM SET } '0'}$$





Q



$$B_1[11] \Rightarrow K \bmod S = i \\ K \bmod 2 = j$$

$$7 \bmod 2 = \underline{CM SET}^{'1'}$$








③

$$B_4 \Rightarrow K \bmod S = i$$


$$K \bmod 2 = i$$

$$4 \bmod 2 = \underline{\text{CM SET } '0'}$$






000	B_0
001	B_1
010	B_2
011	B_3
100	B_4
101	B_5
110	B_6
111	B_7





000	B_0
001	B_1
010	B_2
011	B_3
100	B_4
101	B_5
110	B_6
111	B_7




$$\textcircled{1} \quad \underline{B_0} \Rightarrow K \bmod S = i \\ K \bmod 2 = j$$

$$0 \bmod 2 = \underline{\text{CM SET } '0'}$$





Q



$$B_7(11) \Rightarrow K \bmod S = i \\ K \bmod 2 = j$$

$$7 \bmod 2 = \underline{\text{CM SET } '1'}$$





③

$$B_4 \Rightarrow K \bmod S = i$$

$$K \bmod 2 = i$$

$$4 \bmod 2 = \underline{\text{CM SET } '0'}$$



Advantage of set Associative Mapping

Disadvantage of Direct Mapping

Advantage of Set Associative Mapping.

I₁: MOV r₀ [0000] 0th Byte of Block B₀

I₂: MOV r₁ [1000] 0th Byte of Block B₁

I₃: MOV r₂ [0001] 1st Byte of Block B₀

I₄: MOV r₃ [1001] 1st Byte of Block B₁

I₅: MOV r₄ [0000] 0th Byte of Block B₀

I₆: MOV r₅ [1000] 0th Byte of Block B₁

Execution

Disadvantage of Direct Mapping

Advantage of Set Associative Mapping.

I₁: MOV r₀ [0000] 0th Byte of Block B₀

I₁: HIT [Cache Hit]



I₂: MOV r₁ [1000] 0th Byte of Block B₄

I₂: Miss [Cache Miss]

By brought from CM

I₃: MOV r₂ [0001] 1st Byte of Block B₀

I₃: HIT

I₄: MOV r₃ [1001] 1st Byte of Block B₄


I₄: HIT

I₅: MOV r₄ [0000] 0th Byte of Block B₀

I₅: HIT

I₆: MOV r₅ [1000] 0th Byte of Block B₄

I₆: Hit



Access Total: 1 Miss

5 Hit

Disadvantage of Direct Mapping

Advantage of Set Associative Mapping.

I₁: MOV r₀ [0000] 0th Byte of Block B₀ T₁: HIT 4 MOD 2 = '0' CMSET

I₂: MOV r₁ [1000] 0th Byte of Block B₄ T₂: MISS (By MM to CM)

I₃: MOV r₂ [0001] 1st Byte of Block B₀ T₃: HIT


I₄: MOV r₃ [1001] 1st Byte of Block B₄ T₄: HIT

I₅: MOV r₄ [0000] 0th Byte of Block B₀ T₅: HIT

I₆: MOV r₅ [1000] 0th Byte of Block B₄ T₆: HIT

$$4 \bmod 2 = '0'$$

TAG SET
10 0



2 Way Set

Total 6 : 1 Miss
Accesses 5 Cache Hit

Disadvantage of Direct Mapping

I₁: MOV r₀ [0000]


I₂: MOV r₁ [1000]

I₃: MOV r₂ [0001]

I₄: MOV r₃ [1001]

I₅: MOV r₄ [0000]

I₆: MOV r₅ [1000]



Set Associative Mapping function

Cache Set = MM Request MOD #SET is in Cache Address

(OR)

K MOD S = i

k: MM Block Number
s: # Cache Set
i: Cache Set Number

Q) What is the Meaning of

- (i) 2 Way Set Associative.
- (ii) 4 Way Set Associative
- (iii) 8 Way Set Associative
- (iv) N-Way Set Associative

$$K \bmod S = j$$

$S : \# \text{SETS} (\text{Number of Sets})$

(e8)

Number of Lines = 16

- (i) 2 way Set Associative
- (ii) 4 way Set Associative
- (iii) 8 way Set Associative
- (iv) 16 way Set Associative.

$$\# \text{SET} = \frac{\# \text{LINE}}{\text{N-way}}$$

Example1: # Line's = 16 & 2 way set Associative

$$\# \text{SET} = \frac{\# \text{LINES}}{\text{N-way}} = \frac{16}{2} = 8$$

#SET = 8 S = 8

K MOD S = j

K MOD 8 = i

✓	✓	✓	✓	✓	✓	✓	✓
---	---	---	---	---	---	---	---

SET 0

SET 1

2 3

4

5

SET 6 SET 7

K MOD 8 = i 0 - 7

Example2:

#LINE = 16 & 4 way set Associative

$$\# \text{SET} = \frac{16}{4} \Rightarrow 4 \quad S = 4$$


$$K \bmod 4 = i$$

SET 0

SET 1

SET 2

SET 3



Example3:

#LINE = 16 & 8 way set Associative

$$\# \text{ SET} = \frac{16}{8} \Rightarrow 2$$

~~S = 2~~~~K MOD 2 = i~~~~K MOD S = i~~

SET 0

SET 1



Example4:

#LINE = 16 & 16 way set Associative

$$\# \text{ SET} = \frac{16}{16} \Rightarrow 1$$

~~S = 1~~

K MOD 1 = i





Fully
Associative
(Whole cache as a set)

Q) What is the Meaning of.

- (i) 2 Way Set Associative : In a One Cache Set $\textcircled{2}$ Main Memory Block Can Store.
- (ii) 4 Way Set Associative : In a One Cache Set $\textcircled{4}$ MM Block Can Store.
- (iii) 8 Way Set Associative : In a One Cache Set $\textcircled{8}$ MM Block Can Store.
- (iv) N-Way Set Associative : In a One Cache Set \textcircled{N} MM Block Can Store.

Q) What is the Meaning of.

- (i) 2 Way Set Associative : In a One Cache Memory set we can store a MM Block by 2 ways (2 MM Block)
- (ii) 4 Way Set Associative : In a One CM set, we can store MM Block by 4 Way
- (iii) 8 Way Set Associative : In a One CM set, we can store MM Block by 8 Way
- (iv) N-Way Set Associative : In a One CM set, we can store MM Block by N Way.



$B_0[000] \rightarrow$ TAG S.O


00	0
----	---

2 bit 1 bit → SET '0'

$B_7[111] \rightarrow$ TAG S.O

11	1
----	---

→ SET '1'



P W

000	B_0
001	B_1
010	B_2
011	B_3
100	B_4
101	B_5
110	B_6
111	B_7

MM BLOCK Mapping Tech. CM SET

$$\begin{array}{l} K \bmod S = i \\ \hline B_0[000] \quad \xrightarrow{\hspace{1cm}} \text{SET '0'} \\ 0 \bmod 2 = '0' \end{array}$$

$$\begin{array}{l} K \bmod S = i \\ \hline B_7[111] \quad \xrightarrow{\hspace{1cm}} \text{SET '1'} \\ 7 \bmod 2 = '1' \end{array}$$

$$\frac{\text{Tag Memory Size}}{\text{#SETS} \times \frac{\text{\#LINES In a each set}}{\text{Tag bits}}}$$

Example: # SET = 2 $\frac{\text{\# LINE in Each set}}{= 2}$ TAG = 2 bit

$$\frac{\text{Tag Memory size}}{= 2 \times 2 \times 2 \\ = 8 \text{ bits}}$$

Q.

[Common Data for this and next question]

A computer has a 256 Kbyte, 4-way set associative. Write back data cache with block size of 32 Bytes. The processor sends 32 bit address to the cache controller. Each cache tag directory entry contains, in addition to address tag, 2 valid bits, 1 modified bit and 2 replacement bit.

The number of bits in the tag field of an address is

- (a) 11
- (b) 14
- (c) 16
- (d) 27

[GATE - 2012: 2 Marks]

Q.

[Common Data from previous question]

A computer has a 256 Kbyte, 4-way set associative. Write back data cache with block size of 32 Bytes. The processor sends 32 bit address to the cache controller. Each cache tag directory entry contains, in addition to address tag, 2 valid bits, 1 modified bit and 2 replacement bit.

[GATE - 2012: 2 Marks]

The size of the cache tag directory is

- (a) 160 Kbits
- (b) 136 Kbits
- (c) 40 Kbits
- (d) 32 Kbits

NAT

Consider a machine with a byte addressable main memory of 2^{32} bytes divided into blocks of size 32 bytes. Assume that a direct mapped cache having 512 cache lines is used with this machine. The size of the tag field in bits is ____.

[GATE-2017(Set-1)-CS: 2M]

A computer system with a word length of 32 bits has a 16 MB byte-addressable main memory and a 64 KB, 4-way set associative cache memory with a block size of 256 bytes. Consider the following four physical addresses represented in hexadecimal notation.

$A_1 = \underline{0 \times 42C8A4}$, $A_2 = \underline{0 \times 546888}$, $A_3 = \underline{0 \times 6A289C}$, $A_4 = \underline{0 \times 5E4880}$

Which one of the following is TRUE?

[GATE-2020-CS: 2M]

- A A1 and A3 are mapped to the same cache set.
- B A2 and A3 are mapped to the same cache set.
- C A3 and A4 are mapped to the same cache set.
- D A1 and A4 are mapped to different cache sets.

NAT

The width of the physical address on a machine is 40 bits. The width of the tag field In a 512 KB 8-way set associative cache is _____bits.

[GATE-2016(Set-2)-CS: 2M]



NAT

A 4-way set-associative cache memory unit with a capacity of 16 KB is built using a block size of 8 words. The word length is 32 bits. The size of the physical address space is 4 GB. The number of bits for the TAG field is ____.

[GATE-2014(Set-2)-CS: 1M]

3) Associative Mapping

- In this no mapping function is used to transfer the data from MM to CM.
- No Conflict Miss



MM Block	Associative Mapping	CM Line
----------	---------------------	---------

$B_7[111]$	<u>No mapping</u> Function	Any line
$B_0[000]$	<u>No mapping</u> Function	Any line

$$\frac{\text{Tag Memory}}{\text{Size}} = \# \text{ LINES} \times \text{Tag bits}$$

Example: #LINE = 4 & Tag bits = 3

$$\frac{\text{Tag Memory}}{\text{Size}} = 4 \times 3 = 12 \text{ bits}$$

Q.

Consider fully associative cache consists 8 Block & MM contains
128 Block & Request made by the CPU:
119, 84, 37, 0, 16, 0, 84, 120, 121, 93, 37, 0, 43, 39, 47, 48.
Calculate # of compulsory & Capacity miss?

P
W



0	119 43
1	84 39
2	37 47
3	0 48
4	16
5	120
6	121
7	93

Hit: 0, 84, 37, 0

#Hits: 4

Compulsory Miss = 8

Capacity Miss = 4

Total Miss = 12

Replacement Algorithm

When Cache is Full, then replacement algorithm are required to replace the exist cache block with new block.

In the CM design 3 type of replacement algorithm is used.

- 1) Random Algorithm
- 2) FIFO Replacement
- 3) LRU Replacement

In the random algorithm, any cache block can be replaced based on the random selection.

Q.

Consider 4 block cache memory (initially empty) with the following MM block references.

7, 8, 10, 15, 7, 8, 16, 7, 8, 10

Identify the Hit Ratio using

- | | |
|---------------------------|---------------------------------------|
| (i) FIFO | (ii) LRU |
| (iii) Direct Mapped cache | (iv) 2 - way Set Associative with LRU |

P
W

Q.**P
W**

Consider a small two-way set-associative cache memory, consisting of 4 blocks. For choosing the block to be replaced, use the least recently used (LRU) scheme. The number of cache misses for the following sequence of block addresses is 8, 12, 0, 12, 8

- (a) 2
- (b) 3
- (c) 4
- (d) 5

[GATE - 2004]

Q.

Consider a 2-way set associative cache with 256 blocks and uses LRU replacement. Initially the cache is empty conflict misses are those misses which occur due to contention of multiple blocks for the same cache set. Compulsory misses occur due to first time access to the block. The following sequence of accesses to memory blocks (0, 128, 256, 128, 0, 128, 256, 128, 1, 129, 257, 129, 1, 129, 257, 129) is repeated 10 times. The number of conflict misses experienced by the cache is _____.

P
W

[GATE - 2017]

Q.

A computer system has a level - 1 instruction cache (1-cache), a level-1 data cache(D-cache) and a level-2 cache(L2-cache) with the following specifications.

P
W

	Capacity	Mapping method	Block size
1-cache	4K words	Direct mapping	4 words
D-cache	4K words	2-way set associative mapping	4 words
L2-cache	64K words	4-way set associative mapping	16 words

Capacity mapping method block size 1-cache 4K words direct mapping 4 words D-cache 4 k words 2 way set associative mapping 4 words L2-cache 64K words 4-way set associative mapping 16 words. The length of the physical address of a word in the main memory is 30 bits. The capacity of the tag memory in the 1-cache, D-cache & L2-cache is. Respectively,

(a) $1K \times 18\text{-bit}$, $1K \times 19\text{-bit}$, $4K \times 16\text{-bit}$ (b) $1K \times 16\text{-bit}$, $1K \times 19\text{-bit}$, $4K \times 18\text{-bit}$
(c) $1K \times 16\text{-bit}$, $512 \times 18\text{-bit}$, $1K \times 16\text{-bit}$ (d) $1K \times 16\text{-bit}$, $512 \times 18\text{-bit}$, $1K \times 18\text{-bit}$

[GATE - 2006: 2 Marks]

**THANK
YOU!**

