CS & IT ENGINEERING

Computer Organization & Architecture

1500 Series



Lecture No.- 07



Recap of Previous Lecture







Topic

Cache Memory

Topic

Cache mapping Technique

Topic

Cache Replacement Algorithm

Topic

Cache Updating Technique



Topics to be Covered









Topic

Cache Memory

Topic

Disk Access Time

Topic

Disk Addressing

Topic

IO Interface & DMA

[MCQ]



#Q. Consider three cache organizations each of size 16 KB, with associativity as C_1 – 2 WSA, C_2 –4 WSA and C_3 –8 WSA, and in all such organizations the block size is of 32 bytes and the size of physical address is 30 bits. A (4 × 1) multiplexer having latency of "0.4" nsec along with "T" bits tag comparator latency of (T/10) nsec. If the hit latencies of cache organizations C_1 , C_2 and C_3 are H_1 , H_2 and H_3 then the relationship that can be established between hit latencies is _____




$$H_1 > H_2 > H_3$$



$$H_1 < H_3 < H_2$$



$$H_1 > H_3 > H_2$$




$$H_1 < H_2 < H_3$$



[NAT]



#Q. Consider a direct mapped cache of size 32 KB and block size of 64 bytes. CPU generates 32- bit addresses. The difference in number of bits in tag meta(Memory) data in this organization with respect to 4-way set associative implementation is 1024



$$C = PA = 32bit$$
 $TAG = 5.0 W0$
 $19bit 7bit Gbit$
 $\#SET = 29$
 $= 29$
 $= 19 \times 29$
 $= 9728$


9728 - 8704 =(1024) Ang

[MCQ]




#Q. The main memory address is divided into three field. The least significant 'w' bits can identify a unique word or byte within a block of main memory. Main memory has 2s blocks to represent there blocks we need 's' bits. The cache logic interprets there 's ' bit as a tag of 's-r' bits and a line field of 'r' bits.

The number of lines in cache will be







[MSQ]



#Q. Consider a computer system with a byte addressable main memory of size 2^32 byte and 64 k Byte write back direct mapped cache with block of size 64 byte. Cache controller maintains the tag information for each cache block comprising of the following 1 bit for valid/invalid and 1 modified bit. Which of the fllowing is correct?



Tag memory size is 16 K bits.



Tag memory size is 18 k bits.






A total of 216 main memory block map to each cache line



A total of 2¹⁸ main memory block map to each cache line.



#Lines = CM Size = GylcB Block Size = BUB = 210

TAG = 16 bit => 26 Main Memory One fighting for each Cache line.

Tag Entry Size = 16+1+1 = 18 bits

Top Memory Size = #Lines x Top entry Size = 20 x18 = 18k bits Ang

[MCQ]



#Q. Consider a p-way set associative cache with (8*p) blocks. Assume that main memory has (16*p) blocks. What is the tag size in this organization?



 $Log_2 P + 4$



 $Log_2 P - 1$



 $Log_2 P + 1$



None of these



[MSQ]

Consider a computer system which has 4GB, byte addressable main memory and cache size 8MB, 4way set associative cache memory with block size 4096 byte. (2)2) Consider the following six physical addresses represented in a hexadecimal notation.

 $A_1 = 0 \times 47 \text{ CA4 ABC}$

 $A_2 = 0 \times 56 ECF 38D$

 $A_3 = 0 \times 29 \text{ FDB 4CF}$

 $A_4 = 0 \times 38 8A4 DAC$

 $A_5 = 0 \times C3 EFC A47$

 $A_6 = 0 \times AB 9DB 128$



A₁ and A₄ are mapped to the same cache set.

B A_2 and A_5 are mapped to the same cache set.



A2 and A5 are mapped to the different cache set.


Which of the following is correct?


A₃ and A₆ are mapped to the same cache set.




#times =
$$\frac{\text{CMSize}}{\text{Block Size}} = \frac{8\text{MB}}{\text{4096B}} = \frac{2^{3}}{2^{12}\text{R}} = \frac{2^{11} \text{ Lines}}{2^{12}\text{R}} = \frac{2^{11} \text{ Lines}}{2^{12}\text{R}} = \frac{2^{11}}{2^{12}\text{R}} = \frac{2^{11}}{2^{12}\text{R}$$

S.0=96H









Disk Stochue (O Disk Stochue (O) Disk Access times (O) Disk Addressing Disk Addressing Do Interface

[MSQ]



Consider a disk which has 16 platter each platter has two surfaces. Every surface has 1k tracks and every track is further divided into 512 sector and every sector can store the 2kB data. Then which of the following is correct?

(i)
$$16\times 2\times 16\times 512\times 25$$


 $24\times 2^{10}\times 2^{9}\times 2^{11} \Rightarrow 2^{35}$ By $k=(324)$

A The capacity of Disk is 16 GB.





24 bits are required to identify any particular sector of the disk.



D 35 bits are required to identify any particular sector of the Disk.

[NAT]

Consider a typical disk that rotates at 12000 RPM (Rotation per minutes) and has a transfer rate of 30 MBps [30 × 10⁶ bytes/sec]. If the average seek time of the disk is thrice the average rotational delay and the controllers transfer time is 40 times the disk transfer time. The average time (in milliseconds) to read or write 256 byte sector of the disk is 10.35 Mgc.

Ang (10.35)



12000 Rotation in Gosec

In 1 Rotation = $\frac{G6}{12006}$ =) $\frac{1}{200}$ sec $\times 1000$ $\frac{1}{12000}$ $\frac{1}{200}$ $\frac{1}{200}$

R.L= 1x5mec = R.L= 2.5 msec

Ang S.T = 3x R.T => 3x2.5 = 7.5 msec

Aug S.T = 7.5 mscc)

30MBP8 1 sec. 30× 106 Ryte 30×1063 Sec => 250×106 sec 256 Byte + D.T.T = 8.33×106 sec = 0.0085×103 = 8.53×106 sec. D.T.T = 0.00853 mgcc Controlled overhead = 40x (0.00853) => 0.341 mgec. DA.T = 7.5+2.5+0.00853+0.341 = 10.35 mgec py

[NAT]



A hard disk has 63 sector per track, 20 platters each with 2 recording surface and 1600 cylinders.

The address of a sector is given as a triple <C, H, S> where C is the cylinder number, h is the surface number and S is sector number. Thus the 0th sector is addressed as <0,0,0> and the 1st sector is <0,0,1> and So on.

The sector number of the corresponding address < 600, 38, 47 > is______.

CC h S> CG00, B, 47>



To Cross (Fraversed) 600 Cylinder => 600 X 40 X 63 = 1512000 (0-599)

To Cooss (Forward) 38 surface = 38 x 63 = 2394 (0-37)

To Cooss 47 Sector (0-46)

47 - 47
1514441.

CC.n. S> C600, 38, 47)

47+63*38+ 63*40×600

= 1514 441 Ang

ST: #Sector Pertrack

TC: # Trook Recyslinder

Sc: # sector fel cylinder.

[MCQ]



Suppose, in a disk addressing cylinder number is C, surface number is P and sector number Q. Suppose, number of sectors per cylinder are R and number of sectors per track are S then, the sector sequence number will be:

$$C$$
 (CR + PS)Q



Number of Records Per Sector = 51218 = 2 Record Per Sector

[NAT]



#Q. A device With data transfer rate 10 KB/sec is connected to a CPU. Data is transferred byte-wise. Let the interrupt overhead be 4 μsec. The byte transfer time between the device interface register and CPU or memory' is negligible. The minimum performance gain of operating the device under interrupt mode over operating it under program controlled mode is

S= Penformance of Intereupt Penformance of Programmed Ib.

> => /ET Interest => ET Frog ET Frog => 100, £25



#Q. On a non-pipelined sequential processor, a program segment, which is a part of the interrupt service routine, is given to transfer 500 bytes from an I/O device to memory. Initialize the address register Initialize the count to 500 LOOP: Load a byte from device Store in memory at address given by address register Increment the address register Decrement the court If count! = 0 go to LOOP



Assume that each statement in this program is equivalent to a machine instruction which takes one clock cycle to execute if it is a non-load/store instruction. The load-store instructions take two clock cycles to execute.

The designer of the system also has an alternate approach of using the DMA controller to implement the same transfer. The DM controller requires 20 clock cycles for initialization and other overhead. Each DMA transfer cycle takes two clock cycles to transfer one byte of data from interrupt driven program-based input-output?

A 3.4

B 4.4

C 5.1

D 6.7

[NAT]

The size of the data count register of DMA controller is 16 bits. The processor needs to transfer a file of 28,824 kilo bytes from disk to main memory. The memory is byte addressable. The minimum number of times the DMA controller need to get the control of the system bus from the processor to transfer the file from the disk to main memory is ____.






#Q. A hypothetical DMA is designed to transfer the data from i/o device to main memory under burst transfer mode. The count register size is 36 bits and gets the control of the system buses 8 times then the maximum size of the data transferred by controller is (in Giga Byte)

Count Register: 365/19
$$\Rightarrow 2^{26}$$
 Byte. In One time
In 8time $\Rightarrow 2^{36} \times 8(2^2)$
 $\Rightarrow 2^{6} \times 8(2^2)$
 $\Rightarrow 2^{6} \times 8(2^2) = 2^{9} GB.$
 $= 512 GRAP$




Common Data for next Four questions:

A hard disk has 63 sectors per track, 10 platters each with 2 recording surfaces and 1000 cylinders. The address of a sector is given as a triple $\langle c,h,s \rangle$, where c is the cylinder number, h is the surface number and s is the sector number. Thus, the 0th sector is addressed as $\langle 0,0,0 \rangle$, the 1st sector as $\langle 0,0,1 \rangle$, and so on.



#Q. The address (400,16,29) corresponds to sector number:







#Q. The address of 1039th sector is



B (0,16,30)



@
$$15\times63+31=976$$



#Q. In the Previous Question what is the sector address of 4734th sector is?



Q 4734

$$C = \left| \frac{4734}{1260} \right| = 3$$

$$h = \frac{\left(4734.1/1260\right)}{63} = \frac{954}{63} = \frac{15.14}{15} = \frac{954}{15}$$

C3, 15, 9> Ang



#Q. In the Previous Question what is the sector address of 5433 th sector is?

$$C = \left| \frac{5433}{1260} \right| = \left| \frac{9}{1260} \right|$$

$$h = \left| \frac{393}{63} \right| = \left| 6.2 \right| = 6$$




2 mins Summary











THANK - YOU