# CS&IT

# ENGINERING

Operating System

Memory Management (Part - 01)

Revision



By- Dr. Khaleel Khan

## Recap of Previous Lecture











Topic

Deadlocks

## **Topics to be Covered**









Topic

Background

Topic

**Protection** 

Topic

**Hardware Address Protection** 

Topic

**Paging Hardware** 




#### Topic: Background



- Program must be brought (from disk) into memory and placed within a process for it to be run
- Main memory and registers are only storage CPU can access directly
- Memory unit only sees a stream of:
  - addresses + read requests, or
  - address + data and write requests
- Register access is done in one CPU clock (or less)
- Main memory can take many cycles, causing a stall
- Cache sits between main memory and CPU registers
- Protection of memory required to ensure correct operation

Mem => RAM chips



Mem Specification:



No.9 words (N) x width (Size)
g word (m)

NXm

=> Address both (m)


Nanam




Memory Ras (32 T bots): If it is divided into Words of Size 128 bots

$$n_w = 38 \text{ hit} < N_w = \frac{327 \text{ hit}}{128 \text{ hit}} = \frac{45}{2^7} = 2 = 2566 \text{ m}$$


8 hoits 1 w = 2 hoits N w = 8 = 40






8z) using  $128 \times 8$  RAM chip  $\Rightarrow$  16 kB; chips =  $\frac{16}{128}$  B =  $\frac{2}{2}$   $\frac{14}{27}$  =  $\frac{7}{27}$  =  $\frac{128}{27}$  chips  $\frac{16}{128}$  chips  $\frac{16}{128}$  chips










John chips = 128x8=1024





#### **Topic: Interconnection to CPU**



51213 9 RAM

### MCQ








#Q. A RAM chip has a capacity of 1024 words of 8 bits each (1K × 8). The number of 2 × 4 decoders with enable line needed to construct a 16K × 16 RAM from  $1K \times 8$  RAM is



6







#Q. How many (32K × 1) RAM chips are needed to provide a memory capacity of 256K bytes?

- A 8
  - B 32
- C 64 ✓
- D 128

Decoder: 3×8

$$No.0 \text{ rows} = \frac{256 \text{ kB}}{32 \text{ kB}}$$


$$= \frac{2^{18}}{2^{15}} = \frac{3}{2} = 8$$



#### **Topic: Protection**



- Need to ensure that a process can access only those addresses in its address space.
- We can provide this protection by using a pair of base and limit registers define the logical address space of a process






#### **Topic: Hardware Address Protection**



- CPU must check every memory access generated in user mode to be sure it is between base and limit for that user
- the instructions to loading the base and limit registers are privileged





#### **Topic: Address Binding**



- Programs on disk, ready to be brought into memory to execute form an input queue
  - Without support, must be loaded into address 0000
- Inconvenient to have first user process physical address always at 0000
  - How can it not be?
- Addresses represented in different ways at different stages of a program's life
  - Source code addresses usually symbolic
  - Compiled code addresses bind to relocatable addresses
    - ✓ i.e., "14 bytes from beginning of this module"
  - Linker or loader will bind relocatable addresses to absolute addresses
    - ✓ i.e., 74014
  - Each binding maps one address space to another



#### Topic: Binding of Instructions and Data to Memory




- Address binding of instructions and data to memory addresses can happen at three different stages
  - Compile time: If memory location known a priori, absolute code can be generated; must recompile code if starting location changes
  - Load time: Must generate relocatable code if memory location is not known at compile time
  - Execution time: Binding delayed until run time if the process can be moved during its execution from one memory segment to another
    - ✓ Need hardware support for address maps (e.g., base and limit registers)



#### Topic: Multistep Processing of a User Program





CPY
$$\frac{\text{LiA}}{\text{ViA}} \text{PA} \left( \text{RAM} \right)$$

$$(i) \text{Cit} \left( \text{LiA} = \text{PA} \right)$$

$$(i) \text{Cit} \left( \text{LiA} = \text{PA} \right)$$

$$(i) \text{Ri} \sim \text{LiA} \neq \text{PA}$$



#### Topic: Logical Vs. Physical Address Space




- The concept of a logical address space that is bound to a separate physical address space is central to proper memory management
  - Logical address generated by the CPU; also referred to as virtual address
  - Physical address address seen by the memory unit
- Logical and physical addresses are the same in compile-time and load-time address-binding schemes; logical (virtual) and physical addresses differ in execution-time address-binding scheme
- Logical address space is the set of all logical addresses generated by a program
- Physical address space is the set of all physical addresses generated by a program



#### Topic: Memory - Management Unit (MMU)



Hardware device that at run time maps virtual to physical address



Many methods possible, covered in the rest of this chapter



#### Topic: Memory - Management Unit (Cont.)




- Consider simple scheme. which is a generalization of the base-register scheme.
- The base register now called relocation register
- The value in the relocation register is added to every address generated by a user process at the time it is sent to memory
- The user program deals with logical addresses; it never sees the real physical addresses
  - Execution-time binding occurs when reference is made to location in memory
  - Logical address bound to physical addresses



#### Topic: Memory - Management Unit (Cont.)



- Consider simple scheme. which is a generalization of the base-register scheme.
- The base register now called relocation register
- The value in the relocation register is added to every address generated by a user process at the time it is sent to memory





#### **Topic: Dynamic Loading**



- The entire program does need to be in memory to execute
- Routine is not loaded until it is called
- Better memory-space utilization; unused routine is never loaded
- All routines kept on disk in relocatable load format
- Useful when large amounts of code are needed to handle infrequently occurring cases
- No special support from the operating system is required
  - Implemented through program design
  - OS can help by providing libraries to implement dynamic loading



#### **Topic: Dynamic Linking**




- Static linking system libraries and program code combined by the loader into the binary program image
- Dynamic linking –linking postponed until execution time
- Small piece of code, stub, used to locate the appropriate memory-resident library routine
- Stub replaces itself with the address of the routine, and executes the routine
- Operating system checks if routine is in processes' memory address
  - If not in address space, add to address space
- Dynamic linking is particularly useful for libraries
- System also known as shared libraries
- Consider applicability to patching system libraries
  - Versioning may be needed



#### **Topic: Contiguous Allocation**



- Main memory must support both OS and user processes
- Limited resource, must allocate efficiently
- Contiguous allocation is one early method
- Main memory usually into two partitions:
  - Resident operating system, usually held in low memory with interrupt vector
  - User processes then held in high memory
  - Each process contained in single contiguous section of memory



# Tunctions

- 1) Allocation
- 2) Protection
- 3) Address Trans.
- 4) Free Space Mognet
- 5) seallacation

Gods



=> efficient utiliz. 9 Mem

(lers wastage)

Fregmentation

T.F E.F

=> Manage Enec. of larger Programs in Small Mem. Avers (V.M)



#### Topic: Contiguous Allocation (cont.)




- Relocation registers used to protect user processes from each other, and from changing operating-system code and data
  - Base register contains value of smallest physical address
  - Limit register contains range of logical addresses each logical address must be less than the limit register
  - MMU maps logical address dynamically
  - Can then allow actions such as kernel code being transient and kernel changing size



#### Topic : Hardware Support for Relocation and Limit Registers





Partitions



(i)	Sta.	Degree g
	M.R.	

Tireed

(ii) Int. Frag

(iii) No Ent. Frag

(v) Man Procen

Best Fit is Superior (Cens [I.F)

(Pzok)	250K

120K

450K

30K 180K

Variable

Alloc. Policy

-> F.F

-> B.F

-> W.F

-> N.F



#### 2 mins Summary



Topic One : RAM Chips

Topic Two: Addressing us Capacity

Topic Three : Memory Interfecting

Topic Four : Techniques January

Topic Five : Tired Partitions



# THANK - YOU