
COMPUTER SCIENCE





Dr. KHALEEL KHAN SIR



TOPICS TO B

COVERED



01 Strict Alteration


2. Peterson Algoritm

_ _ 🍑

3. Lock variables

_ - -

4. Test and set Instructions



Generalized Implementation int tuen = rand(i,j); vind Process (int i) int 1 = NOT (i); a) Non-CS(); 5) While (tum!=i); (cs) id) tum=1;



Several concurrent processes are attempting to share an I / O device. In an attempt to achieve Mutual Exclusion each process is given the (25) following structure. (Busy is a shared Boolean Variable)



<code unrelated to device use> NCS Waste cpy
Jime
SmE: X
Ros313.W: X While (lock!=0); Repeat until busy = false; } bhile (busy != FALSE); Busy = true;<code to access shared > (cs) <code unrelated to device use>

Which of the following is (are) true of this approach?

- X I. It provides a reasonable solution to the problem of guaranteeing mutual exclusion.
- II. It may consume substantial CPU time accessing the Busy variable. III. It will fail to guarantee mutual exclusion.
- B II only
- C III only





Strict Alternation



```
Consider the following two-process synchronization solution.

Process 0
Process 0
```


```
Entry: loop while (turn == 1);
          (critical section)
     Exit: turn = 1;
Process 1
     Entry: loop while (turn == 0);
          (critical section)
```

The shared variable turn is initialized to zero.

Which one of the following is TRUE?

Exit: turn = 0;

- This is a correct two-process synchronization solution. X
- This solution violates mutual exclusion requirement.
- This solution violates progress requirement.
- This solution violates bounded wait requirement.



```
Q.3
```

```
void Dekkers_Algorithm (inti)
  intj = !(i);
  while (1)
        (a) Non_CS();
        (b) flag[i] = TRUE;
        (c) while (flag [j] = = TRUE)
        if (turn = = j) \angle
              flag[i] = FALSE;
               while (turn = = j);
              flag[i] = TRUE;
        (d) < CS>
        (e) flag [i] = FALSE;
        turn = j;
```



```
P.T

(i) M|E

(ii) Rogress

(iii) Bounded Wait
```

HARDWARE MECHANISMS: Some Processors Support or -> Entension to Lock variable Lock-based Solvis Special On [TSL]: (Text & Set Lock) Atomic -> Mulli-process Sohn (Priviles -> Busy-waiting to solver -> It w Category

I. TSL (Text and Set Lock) Syntan: Bood TSL(& Lock); Semantics: TSL when executed Bool TSL (Bool *Tanget) Pi: TSL { teturns the current-value of lock & Sets the value of Atomically Lock to TRUE; Mutual Inclusion: ~ J. Progress: Whicheur Roters III Brunded Waiting enecute TSL grow will enter cs & wy others Busy want

Bood Lock=FAESE; & Vind Process (int i) pshile (1) a) Non-cs(); b) While (TSL(alock)==TRUE c) (cs) d) Lock=FALSE; Logic (additional)

