

Digital Logic

Question Practice Session 01



By-CHANDAN SIR



TOPICS TO BE COVERED


**01** QUESTION PRACTICE

02 DISCUSSION



 $f_1 = \Sigma m(4, 5,6,7,8) f_3 = \Sigma m(1,6,15) f = \Sigma m(1,6,8,15)$ Then  $f_2$  will be-

- A.  $\times \Sigma m$  (4, 6)
- B.  $\times \Sigma m (4,8)$
- $\Sigma m (6,8)$
- D.  $\times \Sigma m (4, 6, 8)$





If 
$$x \odot y = \overline{x} + y$$
 and  $z = (x \odot y)$  then  $z \odot y$  will be

- A. X
- B. / x + y
- **c.** 0
- D. None

g  $X \odot y = x + y$   $Z = x \odot y$ Then  $Z \odot x$  will be —

$$\frac{\partial x}{\partial x} = \frac{\partial x}{\partial y} + x \qquad \Rightarrow x(g+1)$$

$$= \frac{\partial x}{\partial y} + x \qquad \Rightarrow x = \frac{\partial x}{\partial y} + x \Rightarrow x = \frac{\partial x}{\partial y} +$$



Q.3


Minimized expression will be  $Y = A \oplus (A + B)$ 

- **A.** A ⊕ B
- **B.** A ⊙ B
- $\overline{A} \cdot B$
- D. A + B



Q.4 If the output y = 1
Then correct input is/are-

- A. 1111, 0000
- B. 1010, 0111
- c. 0101, 0101
- D. 1100, 1110






Q.5

Output y will be-

- A. 0
- В. 1
- **c.** A ⊕ B
- D.  $A \oplus B \oplus C \oplus D$






Q.6

The logic gates shown in the digital circuit below use strong pull-down nMOS transistors for LOW logic level at the outputs. When the pull-downs are off, high-value resistors set the output logic levels to HIGH (i.e. the pull-ups are weak). Note that some nodes are intentionally shorted to implement "wired logic". Such shorted nodes will be HIGH only if the outputs of all the gates whose outputs are shorted are HIGH.

The number of distinct values of X3X2X1X0 (out of the 16 possible values) that given Y = 1 is \_\_\_\_\_\_.



If delays through, the gate are given as

OR gate = 5 sec

NAND gate = 4 sec

AND gate = 2 sec

Inverter gate = 1 sec

The worst case propagation delay is



12 sec


12 500




16 sec





13 sec




5 sec













**Q.8** 

Consider the circuit shown in figure below


If propagation delay of NOT gate is 10 nsec, AND gate is 20 nsec and X-OR gate is 10 nsec.


If A is connected to VCC at t = 0, then waveform for output Y is
















Q.9

Find the minimum number of two input NAND GATE required to implement the Boolean function-

$$f = AB + CD + F$$
  $\Rightarrow (x + F) \rightarrow 3$ 

- A.
- 9

3

- B. 8
- 6
- D. 12

$$(A+B)(\bar{A}+\bar{B}) = A\bar{B} + \bar{A}B = A\bar{B}B.$$

$$f = (\bar{A}+\bar{B}) (C+D) \qquad Minimum, no of NAND GATE 2$$

$$AB+\bar{C} + AB+\bar{D}$$

$$AB+\bar{C$$

 $Q = \overline{A} \cdot B \cdot \overline{C} \cdot \overline{D}$ 

NAND=? 
$$(2n-2)+r = (2x4-2)+3=9$$
 Mg  
NOR=?  $(3n-3)+r = (3x4-3)-3=6$  MR

$$\overline{A}B + A\overline{B} = A\overline{B}B = (\overline{A} + \overline{B})(A + \overline{B})$$

$$\overline{A}B + \overline{B}B = A\overline{B}B = (\overline{A} + \overline{B})(A + \overline{B})$$

$$\overline{A}B + \overline{B}B = A\overline{B}B = (\overline{A} + \overline{B})(A + \overline{B})$$

$$\overline{A}B + \overline{B}B = A\overline{B}B = (\overline{A} + \overline{B})(A + \overline{B})$$



