



Counter









TOPICS TO BE COVERED 01 Synchronous Counter Design

02 Practice

03 Discussion

### Synchronous counter:

Pw

17 Ring counter


> 27 Johnson counter

#### 1) RING COUNTER:

Pw.

Ly It is a \$150 shift Register in the form of Rigg.

3 bit Ring counter



CLK	Q <sub>A</sub>	Q <sub>B</sub>	9c
0	0	0	0
1	L	7	Ö
2	0	1	0.
3	0	Ö	1
4	1	Ó	0
5	0	1	0
6	0	0	j




### 3 bit Ring counter

"N' bit Ring counter


MOD = used state= N

# 4 bit Ring counter










Self starting Ring counter

000100100000000

#### **3** JOHNSON COUNTER

Pw

- Twisted Ring Counter
- Creeping Counter
- Mobies Counter
- Walking Counter



Clock	$\mathbf{Q_2}$	$Q_1$	$Q_0$
0	0	0	0
1	1	Ó	0
2	1	1	0
3	ļ	Í	1
4	0	Ť	1
5	O	0	1
6	0	0	0
7	J	0	0
8	1	1	0
	i i		

9



# 3 bit Johnson counter

$$\begin{array}{c} 1 & 0 & 0 & 1 \\ 0 & 0 & 1 & 1 \\ 0 & 0 & 0 \\ 0 & 0 & 0 \end{array}$$

# 4 bit Johnson counter


Pw

"N' bit Johnson counter

MOD = Used states = 2N




'Symbolic Representation."



### LOCK OUT PROBLEM




Whenever Johnson Counter enters into its unused state then it will lock into its unused state is called lock out problem.




Clock	$Q_2$	$Q_1$	$Q_0$
0	0	1	0
1	1	Q	1
2	0	j	0
3	4	0	1
4	0	1	0
5			
6			
7			
8			
9	44		

### JOHNSON COUNTER BY USING JK FLIP FLOP









#### **DESIGNING OF SYNCHRONOUS COUNTER**



**STEP 1.** Write the Previous and Present State.

STEP 2. Write the Excitation Table of FF.

STEP 3. Write the Logical Expression.

STEP 4. Minimize the Logical expression.

STEP 5. Hardware Implementation.





the sequence  $0 \rightarrow 2 \rightarrow 1 \rightarrow 3 \rightarrow 0$   $\{00 \rightarrow 10 \rightarrow 01 \rightarrow 11 \rightarrow 00 \rightarrow \dots\}$ 


he sequence 
$$0 \rightarrow 2 \rightarrow 1 \rightarrow 3 \rightarrow 0$$

I						
	$Q_{L}$	Qo	Q+		p <sub>1</sub>	わ。
	0	0		0	1	
		1	1	1	1	1
	1	0	0	1	0	1
	Ţ	1	0	0	Ó	0

Step 3. 
$$D_1 = \overline{q_1}\overline{q_0} + \overline{q_1}\overline{q_0}$$

Step 4  $D_1 = \overline{q_1}(\overline{q_0} + \overline{q_0})$ 
 $D_1 = \overline{q_1}$ 
 $D_0 = \overline{q_1}\overline{q_0} + \overline{q_1}\overline{q_0}$ 
 $D_0 = \overline{q_1}\overline{q_0} + \overline{q_1}\overline{q_0}$ 
 $D_0 = \overline{q_1}\overline{q_0} + \overline{q_1}\overline{q_0}$ 

Steps




Jus	rifica	tion

$$\begin{array}{c|cccc}
CLk & Q_1 & Q_0 \\
0 & 0 & 0 \\
1 & 1 & 0 \\
2 & 0 & 1 \\
3 & 1 & 1
\end{array}$$

$$\begin{array}{c|cccc}
A & 0 & 0 \\
4 & 0 & 0
\end{array}$$






Q.

Design a Synchronous Counter by using T Flip Flop which count




the sequence 
$$0 \rightarrow 2 \rightarrow 3 \rightarrow 0$$
  $\{00 \rightarrow 10 \rightarrow 11 \rightarrow 00\}$ 

				-	
$Q_1$	Qo	Q <sub>1</sub> <sup>1</sup>	Qto	$\tau_{i}$	To
0	0		0	1	0
	1		×	×	×
1	0	1	1	0	1
1	1	0	Ò	1	1









Design a Synchronous Counter by using JK Flip Flop which

count the sequence  $0 \rightarrow 2 \rightarrow 3 \rightarrow 5 \rightarrow 1 \rightarrow 6 \rightarrow 0$ 







Design a Synchronous Counter by using T Flip Flop which count





the sequence  $0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 5 \rightarrow 6 \rightarrow 7 \rightarrow 0$ 



