


DIGITAL LOGIC
SEQUENTIAL CIRCUIT
Counter part 2

Lecture No. 6



By- CHANDAN SIR





#### SHIFT REGISTER






Figure 1: Shift Registers

#### SHIFT REGISTER

Pw

- 1. Registers are used to store group of bits
- 2. To store "n" bits minimum "n" Flip Flips are required
- 3. Generally D Flip Flops are used to Design Register

#### SHIFT REGISTER



- 1. Serial input serial output shift register [5150]
- 2. Serial input parallel output shift register [slpo]
- 3. Parallel input serial output shift register [PISO]
  - 4. Parallel input parallel output shift register [PIPO]

## P<sub>U</sub>

#### SERIAL INPUT SERIAL OUTPUT (SISO) SHIFT REGISTER




Figure 2: SISO Shift Register

Clock	Input	$\mathbf{Q}_{\mathbf{A}}$	$\mathbf{Q}_{\mathbf{B}}$	Qc
0	10 1	0	0	0
1		1	0	00
2		0 6	1	70
3		71	0	7.1



Store - n. Tcik

Retrive \_\_\_ (n-1) Tock









Figure	3: SIPO	Shift Regist	er

Clock	Input	$\mathbf{Q}_{\mathbf{A}}$	$Q_{B}$	Qc
0	101	0	0	Ò
1		1	0	Ø
2		(0)	7 1	~ 0
3		<b>)</b>	0	1-1


→ To store 'n' bit in 'n' bit SIPO minimum "n" clocks are required.

To Retrine "n" bils from 'n' bil sipo there is no clock requirement.



## 3 Parallel input serial output shift Register: 8-> [PISO]








To store "n" bit in 'n' bit PISO minimum One clocks.

are required

To Retrive 'n' bits from 'n' bit PISO minimum (n-1) clocks are required.



### PARALLEL INPUT PARALLEL OUTPUT (PIPO) SHIFT REGISTER






Figure 5: PIPO Shift Register

Clock	Input	$\mathbf{Q}_{\mathbf{A}}$	$Q_{B}$	Q <sub>c</sub>
0	101	0	0	0
1		Ţ	0	1
2				
3			MILE	



Les to store 'n' bits in n bit PIPO minimum one clock is required

Listo Retrive "n" bits from n bit PIPO there is no clock requirement.


I PIPO is the fastest shift Register among all the shift Register.



	Store	Retrive	Total	
5150	h	h-1	2n-1 -	→ Slowest
51PO.	h	0	h.	
PISO	1	h-1	h.	
PIPO	1	0	1	- fastest




Shift Register



Q.


Write the state of the Register given below? (Assume initially all flips flops are reset)




Clock	$Q_3$	$Q_2$	$Q_1$	$Q_0$
0	0	0	0	0
1	1	> 0	> 0	<b>,</b> 0
2	0	, T	, 0	~ O
3	0	~ 0 _	> 1	<b>&gt;</b> 0
4	0	70	70	<b>→</b> 1
5	1	0	70	, O
6	0	1	70	0
7	0	0	L	Ó
8	0	O	0	1
9		0	0	0



$$\begin{array}{c} R \\ | 1 \rangle & 9 & 5 & 1 \longrightarrow a \\ | 14 & | 10 & 6 & 2 \longrightarrow 6 \rangle / 2 \\ | 15 & | 1 & 7 & 3 \longrightarrow c \\ \hline & 15 & | 1 & 7 & 3 \longrightarrow d \\ \hline & R = 0 \end{array}$$






Clock	Qs	Q <sub>3</sub>	QQ	Qq	Qu
0	0	1	0	1	0
1	1	0	L	0	1
2	0	T	0	1	0
3	1	0	1	0	1
4	0	1	O	1	0
5	1	O	Ĺ	0	1
6	0	1	0	J	0
7	1	0	1	0	7
8	7				
9	1/3				
10					
11				7	
12	0		MACK		
13		March	EE LE		
14				Batt	



# After 97th clock the output ill be?



Clock	$Q_3$	$Q_2$	$Q_1$	Q <sub>0</sub>
0		Towns.		
1				
2				
3				
4				
5		H		
6				
7		HISH	in the	HERE
8	12.3	Take 1		
9	Hall			
10				
11	Hil			173
12	6		HERE	BEAN
13		HITTE	ient a	MAG
14			100 m	STI I





