

DIGITAL LOGIC
SEQUENTIAL CIRCUIT


Counter part 1


Lecture No. 5




By- CHANDAN SIR












Besigning of FF











Whenever J=K=1 is applied and it is Level sensitive. Then with in the duration of pulse width opp of the circuit will be toggle so many times and at the end of the pulse width of will be settle either at "I" or "o" depends on pulse width and propagation delay of circuit are called Race aronny beoplew.




To avoide the Race around problem

- 1) Ibm < Lbalt < LCK
- 2) Master-Slave FF


Master-slave FF






- (1) Master-Slave FF is use to store single bit because of is taken only from slave.
- 3 Inverted clock is given to the slave as compared to Master.
- By the operation it seems that master is Level triggered whereas slave is

 we edge triggered.







Karan Aabhos Mhd. Bivy. Ravi Mya





SHIFT REGISTER






Figure 1: Shift Registers

SHIFT REGISTER

Pw

- 1. Registers are used to store group of bits
 - 2. To store "n" bits minimum "n" Flip Flips are required
 - 3. Generally D Flip Flops are used to Design Register

SHIFT REGISTER



- 1. Serial input serial output shift register [5150]
- 2. Serial input parallel output shift register [SIPO]
- 3. Parallel input serial output shift register P150
- 4. Parallel input parallel output shift register [PLPO]

SERIAL INPUT SERIAL OUTPUT (SISO) SHIFT REGISTER







Clock	Input	$\mathbf{Q}_{\mathbf{A}}$	Q_{B}	Qc
0	1 0 1	0_	0	0
1		7	, 0.	> 0
2		0	11	>0
3		, 1	0	1



To store 'n' bits in 'n' bit SISO minimum 'n' clocks are required.

Clocks are required.

Clocks are required.

Slowest shift Register among all the shift Register.



If mode-5 counter is cascaded with mod-2 counter, then it will become?



- A. Mod 10 counter
- B. BCD Counter
- C. Both A and B
- D. None



