

CS & IT ENGINEERING

DIGITAL LOGIC

HA, FA, HS, FS

Lecture No. 03



By- CHANDAN SIR

TOPICS TO BE COVERED

01 HA FA

02 QUESTION PRACTICE

03 HS FS

04 QUESTION PRACTICE


05 DISCUSSION

Combinational Circuit

→ A circuit without **memory** or **feedback**.

→ Combinational circuit is a circuit in which o/p will depends only on present state of input.

→ static circuit.



Combinational Circuit

Designing of combinational circuit

- ✓ Step 1 : Find the number of i/p s and o/p s.
- ✓ Step 2 : Write the truth table. -
- ✓ Step 3 : Write the Logical expression.
- ✓ Step 4 : Minimization -
- ✓ Step 5 : Hardware Implementation.

Q Design a Half adder?

Two bit adder ✓

$ \begin{array}{r} 0 \\ + 0 \\ \hline 00 \\ \uparrow \uparrow \\ \text{Carry Sum} \end{array} $	$ \begin{array}{r} 0 \\ + 1 \\ \hline 01 \end{array} $	$ \begin{array}{r} 1 \\ + 0 \\ \hline 01 \end{array} $	$ \begin{array}{r} 1 \\ + 1 \\ \hline 10 \end{array} $
--	---	---	---

HA, FA, HS, FS

HALF ADDER

0	0	1	1
+0	+1	+0	+1
<u>00</u>	<u>01</u>	<u>01</u>	<u>10</u>

- Two bit adder are known as half adder.

HA, FA, HS, FS

HALF ADDER

Step 1: Number of inputs and o/p's.



HA, FA, HS, FS

HALF ADDER

Step 2: Truth Table.

$$\begin{aligned} \text{Sum} &= \bar{A}B + A\bar{B} \\ &= A \oplus B \end{aligned}$$

$$\text{Carry} = A \cdot B \checkmark$$

A	B	Sum	Carry
0	0	0	0
0	1	1 ✓	0
1	0	1 ✓	0
1	1	0	1

HA, FA, HS, FS

HALF ADDER

Step 3: Logical expression

$$\text{sum} = \bar{A}B + A\bar{B} = A \oplus B$$

$$\text{carry} = AB$$



Step 4: Minimization

→ Already minimized.


HA, FA, HS, FS

HALF ADDER


Step 5: Hardware Implementation.



HA, FA, HS, FS



By NAND GATE



$$A \cdot \overline{AB} = \overline{A + AB}$$



$$\overline{(\overline{A+B}) \cdot (A+B)}$$
$$\overline{\overline{A+B} + \overline{A+B}}$$

$$AB + \overline{A}B = A \oplus B = \text{sum}$$

$$A \oplus B = \text{sum}$$


$$AB = \text{carry}$$

NOTE




HA, FA, HS, FS

By NOR GATE



$$\text{Sum} = A \oplus B$$

$$\text{Carry} = AB$$



(5) ✓

$$\overline{AB + \bar{A}\bar{B}} = \overline{A \odot B} = A \oplus B = \underline{\underline{\text{sum}}}$$

Full adder

$$\begin{array}{r} 0 \\ 0 \\ + 0 \\ \hline \end{array}$$

0 0
↑ ↑
Carry Sum

$$\begin{array}{r} 0 \\ 0 \\ + 1 \\ \hline \end{array}$$

0 1
↑ ↑
(Carry) Sum

$$\begin{array}{r} 0 \\ 1 \\ + 1 \\ \hline \end{array}$$

1 0
↑ ↑
Carry Sum

$$\begin{array}{r} 1 \\ 1 \\ + 1 \\ \hline \end{array}$$

1 1
↑ ↑

HA, FA, HS, FS

FULL ADDER

Three bit adder are known as full addder

Step 1:



HA, FA, HS, FS



Step 2:

Decimal

0 →

1 →

2 →

3 →

4 →

5 →

6 →

7 →

A	B	C	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

majority high logic

FULL ADDER

Step 3: Sum (A, B, C) = $\sum m(1, 2, 4, 7)$
 $= \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$
 $= A \oplus B \oplus C$

Carry (A, B, C) = $\sum m(3, 5, 6, 7)$
 $= \bar{A}BC + A\bar{B}C + AB\bar{C} + ABC$
 $= (\bar{A}B + A\bar{B})C + AB(\bar{C} + C)$
 $= (A \oplus B)C + AB$

Step 4 \rightarrow Minimization.

$$\text{Sum} = A \oplus B \oplus C$$

$$\text{Carry} = \sum m(3, 5, 6, 7)$$

$A \backslash B \ C$					
		$\overline{B}\overline{C}$ 00	$\overline{B}C$ 01	$B\overline{C}$ 11	BC 10
\overline{A}	0			1	
A	1		1	1	1

$\xrightarrow{\text{AC}}$ (points to the 1 in row A=1, column BC=01)
 \xrightarrow{BC} (points to the 1 in row A=1, column BC=10)
 \xrightarrow{AB} (points to the 1 in row A=1, column BC=11)

$$\text{Carry} = AB + BC + AC$$


$$\text{Sum} = A \oplus B \oplus C = \sum m(1, 2, 4, 7) = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$


$$\text{Carry} = \sum m(3, 5, 6, 7)$$

$$= \bar{A}BC + A\bar{B}C + AB\bar{C} + ABC \leftarrow \text{non minimized}$$


$$= (A \oplus B)C + AB \rightarrow \text{semiminimized}$$

$$= AB + BC + AC \rightarrow \text{minimized}$$





1 Full Adder = 2 HA + 1 OR




HA, FA, HS, FS




FULL ADDER

Step 5:



By NAND GATE



Full ADDER

→ ⑨ NOR GATE

minimum

→ H.W.


HALF SUBTRACTOR :->

└ Two bit subtractor

$\begin{array}{r} 0 \\ - 0 \\ \hline 0 \ 0 \end{array}$	$\begin{array}{r} 1 \\ - 0 \\ \hline 0 \ 1 \end{array}$
<p>Borrow</p> <p>Difference</p>	<p>Borrow</p> <p>Diff</p>

$\begin{array}{r} 0 \\ - 1 \\ \hline 1 \ 1 \end{array}$	$\begin{array}{r} 1 \\ - 1 \\ \hline 0 \ 0 \end{array}$
<p>Borrow</p> <p>Diff</p>	

HALF SUBTRACTOR :->



Step 3.: $Diff = \bar{A}B + A\bar{B}$
 $= A \oplus B$


$Borrow = \bar{A}B$

Step 2.


A	B	Diff	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Step 4 Minimization.

Step 5: Hardware Implementation



By NAND GATE \Rightarrow



$$\overline{A + \overline{A + B}} = \bar{A} \cdot (A + B) = \bar{A} B$$
