

# EE, EC, CS & IT ENGINEERING

Digital Logic  
Combinational Circuit  
DPP 04



Discussion



By- CHANDAN SIR

## TOPICS TO BE COVERED

01 DPP Question

## K Map - Basics


- ✓ Attend the class with positive attitude.
- ✓ Punctuality is necessary.
- ✓ Follow the day-wise study plan.
- ✓ Attempt DPP daily as per the schedule.
- ✓ Hold chat while attending the class. We will allow you to ask and put your questions in the comment box.

Q.1

How many select lines are required for a  $1 \times 8$  demultiplexer?

- A. 2
- B. 3


- C. 4
- D. 5



**Q.2**

How many AND gates are required for a  $1 \times 4$  DeMUX?


- A. 1
- B. 2
- C. 3
- D. ~~4~~



**Q.3**

How many inputs will a decimal to BCD encoder


- A. 4
- B. 8
- C. ~~10~~
- D. 6



**Q.4**

How many OR gates are required for an octal to binary encoder?


- A. 3
- B. 2
- C. 8
- D. 10




Q.5

For an encoder, number of input lines is  $n$ , then the number of output lines will be

- A.  $\geq 2^{n+1}$
- B.  $\geq 2^m$
- C.  $\leq 2^{m+1}$
- D.  $\leq 2^m$
- (E)  $\leq \log_2 n$





$$8 \left\{ \begin{array}{c} \text{---} \\ \text{---} \\ \vdots \\ \text{---} \end{array} \right| \begin{array}{c} 8 \times 3 \\ = \\ 8 \times \log_2 8 \end{array} \}^3$$

n

 $\log_2 m$

# Answer Key

1. (b)
2. (d)
3. (c)
4. (a)
5. (d)

