RTL to DFT: RISC V Processor

Design

The module is a simple RISC V processor with a synchronous reset. The register file, data memory and instruction memory are simulated in the testbench. The Program Counter is sent on the output port and used to index the instruction memory, and current instruction is taken as an input. Address, control and data signals for data memory and register file are also input/output signals of the module. The technology libraries used are FreePDK45_lib_v1.0_typical_scan.lib and FreePDK45_lib_v1.0.lef. Clock frequency is 15 ns.

Simulation

Test Instructions

```
// Initialize instruction memory
initial begin
   instruction memory[0] = 32'b000000001010 00000 000 00001 0010011; // ADDI x1, x0, 10
   instruction memory[1] = 32'b000000010100 00000 000 00010 0010011; // ADDI x2, x0, 20
   instruction memory[2] = 32'b000011000001 00000 010 00100 0000011; // LW x4, 193(x0)
   instruction memory[3] = 32'b000000100110 00000 010 00101 0000011; // LW x5, 38(x0)
   instruction memory[4] = 32'b0000000 00010 00001 000 00011 0110011; // ADD x3, x1, x2
   instruction memory[5] = 32'b0100000 00001 00010 000 00110 0110011; // SUB x6, x2, x1
   instruction memory[6] = 32'b0000000 00010 00001 100 00111 0110011; // XOR x7, x1, x2
   instruction memory[7] = 32'b0000000 00010 00001 110 01000 0110011; // OR x8, x1, x2
   instruction_memory[8] = 32'b0000000_00010_00001_111_01001_0110011; // AND x9, x1, x2
   instruction_memory[9] = 32'b0000000 00011 00000 010 00011 0100011; // SW x3, 3(x0)
   instruction memory[10] = 32'b0000000 00011 00000 010 00100 0100011; // SW x3, 4(x0)
   instruction memory[11] = 32'b0000000 00110 00000 010 00110 0100011; // SW x6, 6(x0)
    instruction memory[12] = 32'b0000000 00111 00000 010 00111 0100011; // SW x7, 7(x0)
    instruction memory[13] = 32'b0000000 01000 00000 010 01000 0100011; // SW x8, 8(x0)
    instruction memory[14] = 32'b0000000 01001 00000 010 01001 0100011; // SW x9, 9(x0)
    instruction memory[15] = 32'b0; // NOP
end
```

Testbench Output

The simulation of the verilog code works as expected.

```
ncsim>
ncsim> source /cadence/INCISIVE152/tools/inca/files/ncsimrc
  nosim> run
 Time=0, PC=x, IMM=x, x_1=0, x_2=0, x_3=0, x_4=0, x_5=0, x_6=0, x_7=0, x_8=0, x_9=0, Mem[3]=3, Mem[4]=4, Mem[6]=6, Mem[7]=7, Mem[8]=8, Mem[9]=9
Time=5000, PC=0, IMM=0, x_1=0, x_2=0, x_3=0, x_4=0, x_5=0, x_6=0, x_7=0, x_8=0, x_9=0, Mem[3]=3, Mem[4]=4, Mem[6]=6, Mem[7]=7, Mem[8]=8, Mem[9]=9
    ==== TIME 15000 ==== PC: 0 ====
 ==== Time issue ==== PC: 0 ====

IF/ID: Instr=000000000

ID/EX: RD=0, Imm=0, Data1=0, Data2=0

EX/MEM: ALU=0, RenW=0, MemR=0, RegW=0

MEM/WB: ALU=0, MemData=0, RD=0, RegW=0

Time=15000, PC=1, IMM=0, x1=0, x2=0, x3=0, x4=0, x5=0, x6=0, x7=0, x8=0, x9=0, Mem[3]=3, Mem[4]=4, Mem[6]=6, Mem[7]=7, Mem[8]=8, Mem[9]=9
     ==== TIME 25000 ==== PC: 1 ====
 ==== TIME 250U0 ==== PC: 1 ====

IF/ID: Instr=00000000

ID/EX: RD=0, Imm=0, Data1=0, Data2=0

EX/MEM. ALU=0, RD=0, MemW=0, MemR=0, RegW=0

MEM/WB: ALU=0, MeD=0, MemW=0, RegW=0

Time=25000, PC=2, IMM=10, x1=0, x2=0, x3=0, x4=0, x5=0, x6=0, x7=0, x8=0, x9=0, Mem[3]=3, Mem[4]=4, Mem[6]=6, Mem[7]=7, Mem[8]=8, Mem[9]=9
    ==== TIME 35000 ==== PC: 2 ====
 ==== TIME 35UUU ==== PC: Z ====
IF/ID: Instr=00a00093
ID/EX: RD=0, Imm=0, Data1=0, Data2=0
EX/MEM: ALU=0, RD=0, MemV=0, MemV=0, RegV=0
MEM/VB: ALU=0, MemData=0, RD=0, RegV=0
Time=35000, PC=3, IMM=20, x1=0, x2=0, x3=0, x4=0, x5=0, x6=0, x7=0, x8=0, x9=0, Mem[3]=3, Mem[4]=4, Mem[6]=6, Mem[7]=7, Mem[8]=8, Mem[9]=9
==== TIME 45000 ==== PC: 3 ====
IF/ID: Instr=01400113
ID/EX: RD=1, Inm=10, Data1=0, Data2=0
EX/MEM: ALU=0, RD=0, MemV=0, MemN=0, RegV=0
MEM/WB: ALU=0, MemData=0, RD=0, RegV=0
MEM/WB: ALU=0, MemData=0, RD=0, RegV=0
Time=45000, PC=4, IMM=193, x1=0, x2=0, x3=0, x4=0, x5=0, x6=0, x7=0, x8=0, x9=0, Mem[3]=3, Mem[4]=4, Mem[6]=6, Mem[7]=7, Mem[8]=8, Mem[9]=9
          === TIME 45000 ==== PC: 3 ====
==== TIME 55000 ==== PC: 4 ====
IF/ID: Instr=0c102203
ID/EX: RD=2, Imm=20, Data1=0, Data2=0
EX/MEM: ALU=10, RD=1, MemV=0, MemR=0, RegV=1
MEM/WB: ALU=0, MemData=0, RD=0, RegV=0
Time=55000, PC=5, IMM=38, x1=0, x2=0, x3=0, x4=0, x5=0, x6=0, x7=0, x8=0, x9=0, Mem[3]=3, Mem[4]=4, Mem[6]=6, Mem[7]=7, Mem[8]=8, Mem[9]=9
REGFILE WRITE: Addr= 1, Data= 10
REGFILE WRITE: 
   ==== TIME 55000 ==== PC: 4 ====
 Time=60000, PC=5, IMM=38, x1=10, x2=0, x3=0, x4=0, x5=0, x6=0, x7=0, x8=0, x9=0, Mem[3]=3, Mem[4]=4, Mem[6]=6, Mem[7]=7, Mem[8]=8, Mem[9]=9
        === TIME 65000 =
                                                                       === PC: 5 ==
=== TIME 65000 === PC: 5 === 

IF/ID: Instr=0260283 

ID/EX: RD=4, Imm=193, Data1=0, Data2=0 

EX/MEM: ALU=20, RD=2, MemW=01, MemR=0, RegW=1 

MEM/WD: ALU=10, MemData=0, RD=1, RegW=1 

LOAD: Addr=193, Data= 193 

Time=65000, PC=6, IMM=0, x1=10, x2=0, x3=0, x4=0, x5=0, x6=0, x7=0, x8=0, x9=0, Mem[3]=3, Mem[4]=4, Mem[6]=6, Mem[7]=7, Mem[8]=8, Mem[9]=9 

REGFILE WRITE: Addr= 2, Data= 20 

Time=70000, PC=6, IMM=0, x1=10, x2=20, x3=0, x4=0, x5=0, x6=0, x7=0, x8=0, x9=0, Mem[3]=3, Mem[4]=4, Mem[6]=6, Mem[7]=7, Mem[8]=8, Mem[9]=9 

Time=70000, PC=6, IMM=0, x1=10, x2=20, x3=0, x4=0, x5=0, x6=0, x7=0, x8=0, x9=0, Mem[3]=3, Mem[4]=4, Mem[6]=6, Mem[7]=7, Mem[8]=8, Mem[9]=9
=== TIME 75000 === PC: 6 ===
IF/ID: Instr=002081b3
ID/EX: RD=5, Imm=38, Data1=0, Data2=0
ID/EX: RD=5, Imm=38, Data1=0, Data2=0
EX/MEM: ALU=193, RD=4, MemW=0, MemR=1, RegW=1
MEM/WB: ALU=20, MemData=0, RD=2, RegW=1
LOAD: Addr= 38, Data= 38
ID/EX: RD=5, Imm=0, xd=10, xd=20, xd=0, xd=0
      --- TIME 75000 ---- PC: 6 ----
    ==== TIME 85000 ==== PC: 7 ====
```

```
REGFILE WRITE: Addr= 5, Data= 38 Time=90000, PC=8, IMM=0, x1=10, x2=20, x3=0, x4=193, x5=38, x6=0, x7=0, x8=0, x9=0, Mem[3]=3, Mem[4]=4, Mem[6]=6, Mem[7]=7, Mem[8]=8, Mem[9]=5
 ==== TIME 95000 ==== PC: 8 ====
IF/ID: Instr=0020c3b3
ID/EX: RD=6, Imm=0, Data1=20, Data2=10
ID/EX: RD=6, Imm=0, Data1=20, Data2=10
EX/MEM: ALU=30, RD=3, MemV=0, MemX=0, RegV=1
EX/MEM: ALU=38, MemData=38, RD=5, RegV=1
Time=95000, PC=9, IMM=0, x1=10, x2=20, x3=0, x4=193, x5=38, x6=0, x7=0, x8=0, x9=0, Mem[3]=3, Mem[4]=4, Mem[6]=6, Mem[7]=7, Mem[8]=8, Mem[9]=9
REGFILE WRITE: Addr= 3, Data= 30
REGFILE WRITE: Addr= 3, Data= 30
TMM=0: x1=10, x2=20, x3=30, x4=193, x5=38, x6=0, x7=0, x8=0, x9=0, Mem[3]=3, Mem[4]=4, Mem[6]=6, Mem[7]=7, Mem[8]=8, Mem[9]
        === TIME 95000 ==== PC: 8 ====
   Time=100000, PC=9, IMM=0, x1=10, x2=20, x3=30, x4=193, x5=38, x6=0, x7=0, x8=0, x9=0, Mem[3]=3, Mem[4]=4, Mem[6]=6, Mem[7]=7, Mem[6]=6, Mem[7]=7, Mem[8]=8, Mem[9]
  Time=110000, PC=10, IMM=0, x1=10, x2=20, x3=30, x4=193, x5=38, x6=10, x7=0, x8=0, x9=0, Mem[3]=3, Mem[4]=4, Mem[6]=6, Mem[7]=7, Mem[8]=8, Mem[
       === TIME 115000 ==== PC: 10 ====
 ==== TIME 115000 ==== PC: 10 ==== IT/ID: Instr=0020f4b3 ID/EX: RD=8, Instr=0020f4b3 ID/EX: RD=8, Instr=0020f4b3 ID/EX: RD=8, Instr=0020f4b3 ID/EX: RD=8, Instr=0.000 Rotal=10, Datal=20 EX/MEM: ALU=30, RD=7, MemV=0, MemV=0, RegV=1 MEM/VW: ALU=10, MemData=38, RD=6, RegV=1 Time=115000, PC=11, IMM=3, x1=10, x2=20, x3=30, x4=193, x5=38, x6=10, x7=0, x8=0, x9=0, Mem[3]=3, Mem[4]=4, Mem[6]=6, Mem[7]=7, Mem[8]=8, Mem[REGFILE WATE* Addre 7, Data= 30 Time=120000, PC=11, IMM=3, x1=10, x2=20, x3=30, x4=193, x5=38, x6=10, x7=30, x8=0, x9=0, Mem[3]=3, Mem[4]=4, Mem[6]=6, Mem[7]=7, Mem[8]=8, Mem
      === TIME 125000 ==== PC: 11 ====
  ==== TIME 125000 ==== PC: 11 ====
Time=130000, PC=12, IMM=4, x1=10, x2=20, x3=30, x4=193, x5=38, x6=10, x7=30, x8=30, x9=0, Mem[3]=3, Mem[4]=4, Mem[6]=6, Mem[7]=7, Mem[8]=8, Mem[8]
      === TIME 135000 ==== PC: 12 ====
Time=140000, PC=13, IMM=6, x1=10, x2=20, x3=30, x4=193, x5=38, x6=10, x7=30, x8=30, x9=0, Mem[3]=30, Mem[4]=4, Mem[6]=6, Mem[7]=7, Mem[8]=8, Nem[7]=7, Mem[7]=7, Mem[7
==== TIME 145000 ==== PC: 13 ====
IF/ID: Instr=00602323
ID/EX: RD=4, Imm=4, Data1=0, Data2=30
EX/MEM: ALU=3, RD=3, MemW=1, MemR=0, RegW=0
MEM/WB: ALU=0, MemData=38, RD=9, RegW=1
Time=145000, PC=14, IMM=7, x1=10, x2=20, x3=30, x4=193, x5=38, x6=10, x7=30, x8=30, x9=0, Mem[3]=30, Mem[4]=4, Mem[6]=6, Mem[7]=7, Mem[8]=8, NSTORE: Addr= 4, Data= 30
Time=150000, PC=14, IMM=7, x1=10, x2=20, x3=30, x4=193, x5=38, x6=10, x7=30, x8=30, x9=0, Mem[3]=30, Mem[4]=30, Mem[6]=6, Mem[7]=7, Mem[8]=8, NSTORE: Addr= 4, Data= 30
         === TIME 145000 ==== PC: 13 ====
       === TIME 155000 ==== PC: 14 ===
==== TIME 155000 === PC: 14 ===

IF/ID: Instr=007023a3

ID/EX: RD=6, Imm=6, Data1=0, Data2=10

EX/MEM: ALU=4, RD=4, MemV=1, MemR=0, RegV=0

MEM/WB: ALU=3, MemData=38, RD=3, RegV=0

Time=155000, PC=15, IMM=8, x1=10, x2=20, x3=30, x4=193, x5=38, x6=10, x7=30, x8=30, x9=0, Mem[3]=30, Mem[4]=30, Mem[6]=6, Mem[7]=7, Mem[8]=8, STORE: Addr= 6, Data= 10
  Time=160000, PC=15, IMM=8, x1=10, x2=20, x3=30, x4=193, x5=38, x6=10, x7=30, x8=30, x9=0, Mem[3]=30, Mem[4]=30, Mem[6]=10, Mem[7]=7, Mem[8]=8,
```

```
---- TIME 155000 ---- PC: 14 ----
Time=155000, PC=15, IMM=8, x1=10, x2=20, x3=30, x4=193, x5=38, x6=10, x7=30, x8=30, x9=0, Mem[3]=30, Mem[4]=30, Mem[6]=6, Mem[7]=7, Mem[8]=8, STORE: Addr= 6, Data= 10

Time=160000, PC=15, IMM=8, x1=10, x2=20, x3=30, x4=193, x5=38, x6=10, x7=30, x8=30, x9=0, Mem[3]=30, Mem[4]=30, Mem[6]=10, Mem[7]=7, Mem[8]=8,
==== TIME 165000 ==== PC: 15 ====

IF/ID: Instr=00802423

ID/EX: RD=7, Inm=7, Data1=0, Data2=30

EX/MEM. ALU=6, RD=6, MenW=1, MenR=0, RegW=0

MEM/WB: ALU=6, RD=6, MenW=1, MenR=0, RegW=0

Time=165000, PC=16, IMM=9, x1=10, x2=20, x3=30, x4=193, x5=38, x6=10, x7=30, x8=30, x9=0, Mem[3]=30, Mem[4]=30, Mem[6]=10, Mem[7]=7, Mem[8]=8, STORE: Addr= 7, Data= 30

Time=170000, PC=16, IMM=9, x1=10, x2=20, x3=30, x4=193, x5=38, x6=10, x7=30, x8=30, x9=0, Mem[3]=30, Mem[4]=30, Mem[6]=10, Mem[7]=30, Mem[8]=8
  === TIME 175000 ==== PC: 16 ====
TIME 17500 ==== 90: 16 ====

IF/ID: Instr=009024a3

ID/EX: RD=8, Imm=8, Data1=0, Data2=30

EX/MEM. ALU=7, RD=7, MemW=1, MemR=0, RegW=0

MEM/WB: ALU=6, MenData=38, RD=6, RegW=0

Time=175000, PC=17, IMM=0, x1=10, x2=20, x3=30, x4=193, x5=38, x6=10, x7=30, x8=30, x9=0, Mem[3]=30, Mem[4]=30, Mem[6]=10, Mem[7]=30, Mem[8]=8

STORE: Addr= 8, Data= 30

Time=180000, PC=17, IMM=0, x1=10, x2=20, x3=30, x4=193, x5=38, x6=10, x7=30, x8=30, x9=0, Mem[3]=30, Mem[4]=30, Mem[6]=10, Mem[7]=30, Mem[8]=8
==== TIME 185000 ==== PC: 17 ====
IF/ID: Instr=00000000
ID/EX: RD=9, Inm=9, Data1=0, Data2=0
EX/MEM: ALU=8, RD=8, MemW=1, MemR=0, RegW=0
MEM/WB: ALU=7, MemData=38, RD=7, RegW=0
Time=185000, PC=18, IMM=0, x1=10, x2=20, x3=30, x4=193, x5=38, x6=10, x7=30, x8=30, x9=0, Mem[3]=30, Mem[4]=30, Mem[6]=10, Mem[7]=30, Mem[8]=3
EXTOR: Addr- 0 Data=-0
STORE: Addr=
                9. Data=
Time=190000, PC=18, IMM=0, x1=10, x2=20, x3=30, x4=193, x5=38, x6=10, x7=30, x8=30, x9=0, Mem[3]=30, Mem[4]=30, Mem[6]=10, Mem[7]=30, Mem[8]=3
 ==== TIME 195000 ==== PC: 18 ====
==== TIME 195000 ==== PC: 18 ====
==== TIME 205000 ==== PC: 19 ====
==== TIME 215000 ==== PC: 20 ====
==== TIME 225000 ==== PC · 21 ====
```

--- TIME 235000 ---- PC: 22 ----

=== TIME 245000 ==== PC: 23 ====

V.

```
---- TIME 245000 ---- PC: 23 ----
=== TIME 255000 ==== PC: 24 ====
=== TIME 265000 ==== PC: 25 =
==== TIME 275000 ==== PC: 26 ====
--- TIME 285000 ---- PC: 27 ----
==== TIME 285UUU ==== PC: 27 ====

IF/ID: Instr=>COCCOCCC

ID/EX: RD=x, Inum=0, Data1=x, Data2=x

ID/EX: RD=x, Inum=0, Data1=x, Data2=x

EX/MEN: ALU=0, MenNu=x, MenNu=x, RegW=x


MEM/WD: ALU=0, MenNu=x, MenNu=x, RegW=x

Time=285000, PC=28, IMM=0, x1=10, x2=20, x3=30, x4=193, x5=38, x6=10, x7=30, x8=30, x9=0, Mem[3]=30, Mem[4]=30, Mem[6]=10, Mem[7]=30, Mem[8]=5
==== TIME 295000 ==== PC: 28 ====
IF/ID: Instr=xxxxxxxx
 ==== TIME 295000 ==== PC: 28 ====
==== TIME 2950U0 ==== PC: Zo ====
IF/ID: Instr=>poscopox
ID/EX: RD=x, Inm=0, Data1=x, Data2=x
ID/EX: RD=x, Inm=0, Data1=x, Data2=x
EX/MEM: ALU=0, RD=x, MemW=x, MemR=x, RegW=x
MEM/WB: ALU=0, MemData=38, RD=x, RegW=x
Time=295000, PC=29, IMM=0, x1=10, x2=20, x3=30, x4=193, x5=38, x6=10, x7=30, x8=30, x9=0, Mem[3]=30, Mem[4]=30, Mem[6]=10, Mem[7]=30, Mem[8]=3
Simulation complete via $finish(1) at time 300 NS + 0
./risov_proc_tb.v:239
$finish;
ncsim>
5000 ==== PC: 28 ====
 =X0000000X
```

The final results should be:

Coverage Report

The coverage is low because all variables in the design are 32 bit long but for testing purposes, they were assigned small numbers (max 193, 8 bits). The upper bits remain unused.



Synthesis

The register for immediate value (ID_EX_imm) is directed to not optimize unused flip flops. There is one unconnected pin in the synthesized netlist, which is suspected to be in the Program Counter design.

The timing intent results are as expected.

```
Lint summary
 Unconnected/logic driven clocks
                                                                   0
 Sequential data pins driven by a clock signal
 Sequential clock pins without clock waveform
                                                                   0
 Sequential clock pins with multiple clock waveforms
                                                                   0
 Generated clocks without clock waveform
                                                                   0
 Generated clocks with incompatible options
                                                                   0
 Generated clocks with multi-master clock
                                                                   0
 Paths constrained with different clocks
                                                                   0
 Loop-breaking cells for combinational feedback
                                                                   0
 Nets with multiple drivers
                                                                   0
 Timing exceptions with no effect
                                                                   0
 Suspicious multi cycle exceptions
                                                                   0
 Pins/ports with conflicting case constants
                                                                   0
 Inputs without clocked external delays
                                                                   0
 Outputs without clocked external delays
                                                                   0
 Inputs without external driver/transition
                                                                   0
 Outputs without external load
                                                                   0
 Exceptions with invalid timing start-/endpoints
                                                   Total:
```

The post-synthesis power report is as follows:


Instance: /risc	v_proc				
Power Unit: W					
PDB Frames: /st	im#0/frame#0				
Category	Leakage	Internal	Switching	Total	Row%
	0.0000000	0.0000000	0.0000000	0.0000000	0.000
memory	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	0.00%
register	9.74239e-07	2.78994e-05	1.96768e-06	3.08413e-05	59.40%
latch	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	0.00%
logic	6.26996e-07	4.63482e-06	3.27926e-06	8.54108e-06	16.45%
bbox	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	0.00%
clock	0.00000e+00	0.00000e+00	1.25376e-05	1.25376e-05	24.15%
pad	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	0.00%
pm	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	0.00%
Subtotal	1.60123e-06	3.25342e-05	1.77845e-05	5.19200e-05	100.00%
Percentage	3.08%	62.66%	34.25%	100.00%	100.00%

The post-synthesis area report is as follows:

Туре	Instances	Area	Area %
sequential	326	1682.716	60.8
inverter	110	61.446	2.2
buffer	1	0.798	0.0
logic	910	1024.898	37.0
<pre>physical_cells</pre>	0	0.000	0.0
4-4-1			
total	1347	2769.858	100.0

Logical Equivalence Check


The verilog code and the netlist are equivalent except one Z pin in the netlist which was not present in the original design.



Static Timing Analysis (before DFT)

Schematic

The pre-DFT schematic is as follows:



Graph Based Analysis

The setup and hold slacks are positive.

```
Path 1: MET Setup Check with Pin EX MEM alu result reg[31]/CK
Endpoint: EX MEM alu_result_reg[31]/D (v) checked with leading edge of 'clk'
Beginpoint: ID_{EX_{q}} ID
Path Groups: {clk}
Other End Arrival Time
                                                           0.600
+ Clock Network Latency (Ideal) 0.600
         = Beginpoint Arrival Time 0.600
                                                                                               Arc Cell Delay Arrival Required
           Instance
                                                                                                                                                Time Time
                                                                                             CK ^
            ID EX funct7 reg[1]
                                                                                                 CK ^ - 0.600 0.607
CK ^ -> Q v DFF X2 1.326 1.926 1.933
            ID EX funct7 reg[1]

    1D_EX_TUNCT/_reg[1]
    CK -> Q V DFF_XZ
    1.320 1.926 1.933

    g3442
    A3 v -> ZN ^ NOR3_X1
    0.431 2.357 2.364

    g3405
    A3 ^ -> ZN v NAND4_X1
    0.375 2.732 2.739

    g3403
    A v -> ZN ^ INV_X32 0.423 3.155 3.162

    add_163_47_Y_add_141_59_Y_sub_143_59/g1121
    B ^ -> Z ^ XOR2_X2 0.629 3.783 3.790

            add 163 47 Y add 141 59 Y sub 143 59/g1057 A1 ^ -> ZN v A0I22 X1 0.250 4.033 4.040
           add 163 47 Y add 141 59 Y sub 143 59/g1036 A1 ^ -> ZN v A0I22 X1 add 163 47 Y add 141 59 Y sub 143 59/g1033 B1 v -> ZN ^ OAI21 X1
                                                                                                                                                   0.237 4.713
                                                                                                                                                                                  4.720
                                                                                                                                                   0.442 5.155
            add 163 47 Y add 141 59 Y sub 143 59/g1031 A1 ^ -> ZN v A0I22 X1
                                                                                                                                                   0.233 5.388
                                                                                                                                                                                 5.395
            add 163 47 Y add 141 59 Y sub 143 59/g1026 A1 ^ -> ZN v A0I22 X1 0.234 6.054 6.061 add 163 47 Y add 141 59 Y sub 143 59/g1023 B2 v -> ZN ^ 0AI21 X2 0.460 6.514 6.520
Path 1: MET Hold Check with Pin IF ID instr reg[19]/CK
Endpoint: IF_ID_instr_reg[19]/D (v) checked with leading edge of 'clk' Beginpoint: instruction[19] (v) triggered by leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time
+ Hold
                                                         0.073
+ Phase Shift
                                                          0.000
+ Uncertainty
                                                          0.020
= Required Time
                                                        0.693
    Arrival Time
                                                         1.092
0.399
    Slack Time
         Clock Rise Edge
                                                                              0.000
         + Input Delay
                                                                              0.300
         + Drive Adjustment
                                                                             0.005
         + Drive Adjustment 0.005
+ Source Insertion Delay 0.600
= Beginpoint Arrival Time 0.905
            -----
           Instance Arc Cell Delay Arrival Required
                                                                                                                Time Time
           - instruction[19] v - - 0.905 0.506
g7280 A2 v -> ZN v AND2_X1 0.187 1.092 0.693
IF_ID_instr_reg[19] D v DFF_X1 0.000 1.092 0.693
```

There are no timing violations but there are some untested paths.

TIMING CHECK COVERAGE SUMMARY						
Check Type	No. of Checks		Violated	Untested		
ExternalDelay (Early) ExternalDelay (Late) Hold PulseWidth Recovery Removal Setup	122 122 328 662 10 10 328	122 (100%) 122 (100%) 328 (100%) 652 (98%) 0 (0%) 0 (0%) 328 (100%)	0 (0%) 0 (0%) 0 (0%) 0 (0%) 0 (0%) 0 (0%)	0 (0%) 0 (0%) 0 (0%) 10 (1%) 10 (100%) 10 (100%) 0 (0%)		

Path Based Analysis

The setup and hold slacks are positive.

```
Path 1: MET Setup Check with Pin EX_MEM_alu_result_reg[31]/CK
Endpoint: EX MEM_alu_result_reg[31]/D (v) checked with leading edge of 'clk' Beginpoint: ID_EX_funct7_reg[1]/Q (v) triggered by leading edge of 'clk'
Beginpoint: ID_EX_funct7_reg[1]/Q
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time 0.600

    Setup

+ Phase Shift
                           15.000

    Uncertainty

                            0.020
= Required Time
                           14.772
- Arrival Time
                          14.342
= Slack Time 0.430

= Slack Time(original) 0.007

Clock Rise Edge (0.430)
    + Clock Network Latency (Ideal) 0.600
    = Beginpoint Arrival Time 0.600
     Arc Cell Retime Arrival Required
     Instance
                                                                  Delay Time Time
     ______
     ID_EX_funct7_reg[1]
                                             ID_EX_funct7_reg[1]
                                                                          1.926
                                                                                   2.356
     g3442
                                                         NOR3_X1 0.000 1.926
                                             A3 v -> ZN ^ NOR3_X1
                                                         NOR3_X1 0.431
NAND4_X1 0.000
     g3442
                                                                          2.357
     g3405
                                                                          2.357
                                                                                  2.787
     g3405
                                             A3 ^ -> ZN v NAND4_X1 0.375
                                                                          2.732
                                                                                  3.162
                                             - INV_X32
A v -> ZN ^ INV_X32
     g3403
                                                                   0.000
                                                                          2.732
                                                                                  3.162
                                                                   0.409
     g3403
                                                                          3.141
                                                                                  3.571
     add_163_47_Y_add_141_59_Y_sub_143_59/g1121 -
                                                         X0R2 X2
                                                                   0.000
                                                                          3.141
                                                                                   3.571
     add_163_47_Y_add_141_59_Y_sub_143_59/g1121 B ^ -> Z ^ XOR2_X2
                                                                   0.628 3.769
                                                                                  4.199
                                                                   0.000
     add 163_47_Y_add 141_59_Y_sub_143_59/g1057 -
                                                         A0I22_X1
                                                                          3.769
                                                                                  4.199
     add 163 47 Y add 141 59 Y sub 143 59/g1057 A1 ^ -> ZN v A0I22 X1 0.249 4.017
      add 163 47 V add 141 50 V cub 143 50/01039
Path 1: MET Hold Check with Pin IF_ID_instr_reg[19]/CK
Endpoint: IF_ID_instr_reg[19]/D (v) checked with leading edge of 'clk' Beginpoint: instruction[19] (v) triggered by leading edge of 'clk'
Path Groups: {clk}
                          0.600
Other End Arrival Time
+ Hold
                            0.073
+ Phase Shift
                            0.000
+ Uncertainty
                            0.020
= Required Time
                            0.693
 Arrival Time
                            1.092
 Slack Time
                            0.399
    Clock Rise Edge
                                     0.000
    + Input Delay
                                     0.300
    + Drive Adjustment
                                     0.005
    = Beginpoint Arrival Time
                                    0.600
0.905
      Instance Arc Cell Delay Arrival Required
                                                        Time Time
     - instruction[19] v - - 0.905 0.506
g7280 A2 v -> ZN v AND2_X1 0.187 1.092 0.693
IF_ID_instr_reg[19] D v DFF_X1 0.000 1.092 0.693
```

There are no timing violations but there are some untested paths.

TIMING CHECK COVERAGE SUMMARY					
Check Type	No. of Checks	Met	Violated	Untested	
ExternalDelay (Early) ExternalDelay (Late) Hold PulseWidth Recovery Removal Setup	122 122 328 662 10 10 328	122 (100%) 122 (100%) 328 (100%) 652 (98%) 0 (0%) 0 (0%) 328 (100%)	0 (0%) 0 (0%) 0 (0%) 0 (0%) 0 (0%) 0 (0%)	0 (0%) 0 (0%) 0 (0%) 10 (1%) 10 (100%) 10 (100%) 0 (0%)	

Design For Test


All 306 flip flops pass the DFT rule check and are mapped to scan cells.

```
Detected 0 DFT rule violation(s)
       Summary of check dft rules
       *********
       Number of usable scan cells: 4
Clock Rule Violations:
        Internally driven clock net: 0
            Tied constant clock net: 0
                Undriven clock net: 0
       Conflicting async & clock net: 0
                   Misc. clock net: 0
Async. set/reset Rule Violations:
       Internally driven async net: 0
            Tied active async net: 0
               Undriven async net: 0
                  Misc. async net: 0
  Total number of DFT violations: 0
Total number of Test Clock Domains: 1
 DFT Test Clock Domain: clk
       Test Clock 'clk' (Positive edge) has 306 registers
Number of user specified non-Scan registers: 0
Number of registers that fail DFT rules: 0
   Number of registers that pass DFT rules: 306
Percentage of total registers that are scannable: 100%
Scan mapping status report
_____
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping done: 306 flip-flops mapped to scan.
    Category
                                 Number Percentage
    Scan flip-flops mapped for DFT 306 100.00%
    Flip-flops not mapped for DFT
        flip-flops not scan replaceable 0 0.00% flip-flops not targeted for DFT 0 0.00%
                                 Totals 306 100.00%
```


Static Timing Analysis (after DFT)

Schematic

In the post-DFT schematic, scan cells can be seen.



Zoomed section of schematic:



Graph Based Analysis

The hold slack is positive but the setup slack is negative. This design requires more optimization or a lower clock frequency (around 25 ns time period).

```
Path 1: VIOLATED Setup Check with Pin ID EX opcode reg[6]/CK
Endpoint: ID_EX_opcode_reg[6]/SE (^) checked with leading edge of 'clk'
Beginpoint: scan_en (^) triggered by leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time 0.500
-----
               Arc Cell Delay Arrival Required
     Instance
                                       Time Time
           scan en ^ - - 13.091 6.125
     ID_EX_opcode_reg[6] SE ^ SDFF_X1 0.000 13.091 6.125
     _____
Path 1: MET Hold Check with Pin EX_MEM_alu_result_reg[0]/CK
Endpoint: EX_MEM_alu_result_reg[0]/SI (^) checked with leading edge of 'clk'
Beginpoint: DFT_sdi_1
                                 (^) triggered by leading edge of 'clk'
Path Groups: {CLK;
Other End Arrival Time 0.500
0.015
Path Groups: {clk}
                        0.000
0.020
0.535
0.839
+ Phase Shift
+ Uncertainty
= Required Time
Arrival Time
Slack Time
                         0.304
    ack Time 0..
Clock Rise Edge
+ Input Delay
+ Drive Adjustment
+ Source Insertion Delay
                                 0.000
                                 0.300
                                 0.039
                                 0.500
    = Beginpoint Arrival Time 0.839
     -----
                Arc Cell Delay Arrival Required
Time Time
     Instance
             DFT_sdi_1 ^ - - 0.839 0.535
     EX_MEM_alu_result_reg[0] SI ^ SDFF_X2 0.000 0.839 0.535
```

There are many setup violations but there are no untested paths.

TIMING CHECK COVERAGE SUMMARY					
Check Type	No. of Checks		Violated	Untested	
ExternalDelay (Early) ExternalDelay (Late) Hold PulseWidth Setup	124 124 918 612 918	124 (100%) 124 (100%) 918 (100%) 612 (100%) 592 (64%)	0 (0%) 0 (0%) 0 (0%) 0 (0%) 326 (35%)	0 (0%) 0 (0%) 0 (0%) 0 (0%) 0 (0%)	

Path Based Analysis

The hold slack is positive but the setup slack is negative. This design requires more optimization or a lower clock frequency (around 25 ns time period).

```
Path 1: VIOLATED Setup Check with Pin ID EX opcode reg[6]/CK
Endpoint: ID EX opcode reg[6]/SE (^) checked with leading edge of 'clk'
                   (^) triggered by leading edge of 'clk'
Beginpoint: scan en
Path Groups: {clk}
Retime Analysis { Data Path-Slew }
Other End Arrival Time 0.500

    Setup

                          4.355
+ Phase Shift
                         10.000
                                   0.000
                                   0.300
                                  12.291
    + Source Insertion Delay 0.500
= Beginpoint Arrival Time 13.091
     -----
                      Arc Cell Retime Arrival Required 
Delay Time Time
     Instance
     - scan_en ^ - - 13.091 6.125
ID_EX_opcode_reg[6] - SDFF_X1 0.000 13.091 6.125
    Path 1: MET Hold Check with Pin EX MEM alu result reg[0]/CK
Endpoint: EX MEM alu result reg[0]/SI (^) checked with leading edge of 'clk'
Beginpoint: DFT_sdi_1
                               (^) triggered by leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time 0.500
+ Hold
                         0.015
                    0.000
0.020
0.535
+ Phase Shift
+ Uncertainty
= Required Time
  Arrival Time
                         0.839
                         0.304
  Slack Time
    Clock Rise Edge 0.000
+ Input Delay 0.300
+ Drive Adjustment 0.039
+ Source Insertion Delay 0.500
= Beginpoint Arrival Time 0.839
     -----
                   Arc Cell Delay Arrival Required
Time Time
     -----
     - DFT_sdi_1 ^ - - 0.839 0.535 EX_MEM_alu_result_reg[0] SI ^ SDFF_X2 0.000 0.839 0.535
```

There are many setup violations but there are no untested paths.

TIMING CHECK COVERAGE SUMMARY					
Check Type	No. of Checks	Met	Violated	Untested	
ExternalDelay (Early) ExternalDelay (Late) Hold PulseWidth Setup	124 124 918 612 918	124 (100%) 124 (100%) 918 (100%) 612 (100%) 592 (64%)	0 (0%) 0 (0%) 0 (0%) 0 (0%) 326 (35%)	0 (0%) 0 (0%) 0 (0%) 0 (0%) 0 (0%)	

Issues and Learnings

- In verilog code, arrays are not synthesizable and should be replaced with address and data ports.
- Asynchronous inputs should not be constrained with respect to the clock.
- Using root and instance attributes to avoid optimizing parts of the design.
- When using slow.lib, the area of all instances and cells is reported as 0.
- There are differences in the timing analysis done by genus and tempus. Genus does not report setup violations whereas tempus does.
- In the conformal script generated during synthesis, the command set_analyze_option

 -auto -report_map has to be commented out. It does not work in my version of the tool.

 Also, the exit -f command at the end has to be replaced by pause, otherwise the conformal window closes immediately after running the do file.
- Correcting unconnected pins in a design.
- To perform PBA instead of GBA, add flag -retime path_slew_propagation to report_timing command.
- A new constraint file needs to be created for DFT to include the new test mode and shift enable ports.
- DFT (in my version of the tool) requires the command replace_scan before connect_scan_chains. Otherwise, flip-flops are marked as non-scannable. Also, DFT only works for FreePDK45_lib_v1.0_typical_scan.lib and not for slow.lib (in my case).
- This design requires more optimization and a high clock period.