



**HARRIS REAL TIME EXPRESS:
A NEW CONCEPT FOR REALTIME CONTROL**

SEMICONDUCTOR PRODUCTS DIVISION



AGENDA - ROCHESTER RTX SEMINAR

0	INTRODUCTION/ TECHNOLOGY OVERVIEW	AUDITORIUM
0	RTX 2000 ARCHITECTURE	AUDITORIUM
0	RTX APPLICATIONS & INTERFACING	AUDITORIUM
0	RTXDS BACKGROUND	AUDITORIUM
0	LUNCH	
0	GUEST SPEAKERS	AUDITORIUM
0	RTXDB	MAY ROOM
0	TFORH COMPILER & UTILITIES	MAY ROOM
0	DEBUGGER	MAY ROOM

SEMICONDUCTOR PRODUCTS DIVISION


RTX 2000 ARCHITECTURE

SEMICONDUCTOR PRODUCTS DIVISION

RTX 2000 ARCHITECTURE

- o BASED ON NOVIX 4016/6016 ARCHITECTURE**
- o ON-CHIP PARAMETER AND RETURN STACKS**
- o ON-CHIP PERIPHERALS**
 - MULTIPLIER**
 - INTERRUPT CONTROLLER**
 - COUNTER/TIMERS**
- o ADDRESS 1 MEGABYTE OF MEMORY**

RTX 2000 BLOCK DIAGRAM



Architecture - 2

SEMICONDUCTOR PRODUCTS DIVISION

STACKS

- o **PARAMETER STACK**
256 WORDS DEEP
16 BITS WIDE
TOP TWO ELEMENTS ARE AVAILABLE THROUGH ON-CHIP REGISTERS

- o **RETURN STACK**
256 WORDS DEEP
21 BITS WIDE
 - 15 BITS PROGRAM COUNTER
 - 4 BITS CODE PAGE
 - 1 BIT INTERRUPT STATUS
 - 1 BIT DATA PAGE FLAG**TOP ELEMENT AVAILABLE THROUGH ON-CHIP REGISTER**

Architecture - 3

SEMICONDUCTOR PRODUCTS DIVISION

REGISTERS

- 0 TOP - TOP ELEMENT OF PARAMETER STACK
- 0 NEXT - SECOND ELEMENT OF PARAMETER STACK
- 0 INDEX - TOP ELEMENT OF RETURN STACK. LOOP COUNTER.
- 0 CONTROL/STATUS
CONFIGURATION REGISTER (CR)
INTERRUPT BASE/CONTROL REGISTER (IBC)
- 0 MULTISTEP DIVIDE (MD) - USED FOR STEP MATH OR GENERAL PURPOSE
- 0 SQUARE ROOT (SR) - USED FOR SQUARE ROOTS OR GENERAL PURPOSE
- 0 MEMORY PAGE REGISTERS
CODE PAGE - INSTRUCTION FETCHES
DATA PAGE - MEMORY ACCESS (0 ! ETC)
USER PAGE - USER MEMORY ACCESS
- 0 I/O DEVICES
MULTIPLIER OUTPUT
COUNTER/TIMERS
INTERRUPT MASK
INTERRUPT VECTOR
STACK POINTERS
STACK LIMITS


ON-CHIP PERIPHERALS

- 0 STACK CONTROLLERS
PROGRAMMABLE LIMIT REGISTERS
GENERATE INTERRUPTS ON OVERFLOW AND UNDERFLOW CONDITIONS
- 0 INTERRUPT CONTROLLER
14 INTERRUPT SOURCES, INTERNAL AND EXTERNAL
13 MASKABLE, 1 NON-MASKABLE
SOFTWARE INTERRUPT
- 0 MULTIPLIER
SINGLE CYCLE 16 x 16 MULTIPLY WITH 32-BIT RESULT
FORTH * IN 3 CYCLES
- 0 COUNTER/TIMERS (3)
16-BIT DOWN COUNTERS
CLOCKED INTERNALLY (TIMERS) OR EXTERNALLY (COUNTERS)
GENERATE INTERRUPTS ON 0 COUNT

MEMORY INTERFACE

- 0 1 MEGABYTE ADDRESS SPACE
16 32K PAGES
- 0 PAGE REGISTERS SELECT APPROPRIATE PAGE
- 0 BYTE AND WORD ACCESS

MEMORY INTERFACE



ASIC Bus™

- o DATA PATH BETWEEN TOP AND OTHER REGISTERS AND I/O DEVICES
- o INPUT DATA IS FED THROUGH ALU BEFORE GOING INTO TOP
- o SIMPLE INTERFACE FOR MULTI-RTX APPLICATIONS

Architecture - 8

SEMICONDUCTOR PRODUCTS DIVISION

RTX INSTRUCTION SET

ALL PROCESSOR INSTRUCTIONS ARE 16 BITS, WITH THE FOLLOWING GENERAL FIELDS:

15	12 11	8 7	6 5 4	0
Class	ALU	SC	;	Data

CLASS - GENERAL TYPE OF INSTRUCTION:

SUBROUTINE CALL
 BRANCHES AND LOOPS
 MATH/LOGIC FUNCTIONS
 REGISTER AND I/O ACCESS
 SHORT LITERAL
 LONG LITERALS
 MAIN MEMORY ACCESS
 USER MEMORY ACCESS

ALU - ALU FUNCTION TO BE PERFORMED.

SC - SUBCLASS. FUNCTION DEPENDS ON CLASS FIELD.

;- RETURN BIT. WHEN SET, CAUSES A RETURN-FROM-SUBROUTINE

DATA - DEPENDING ON CLASS, INDICATES SHIFT OPERATION, SHORT LITERAL DATA, G-SPACE ADDRESS, OR MEMORY ADDRESS.

Architecture - 9

SEMICONDUCTOR PRODUCTS DIVISION

RTX INSTRUCTION SET

SUBROUTINE CALLS

SUBROUTINE CALL TAKES PLACE IN ONE CLOCK CYCLE
RETURN-FROM-SUBROUTINE CAN BE PART OF ANOTHER INSTRUCTION

BRANCHING AND LOOPING

UNCONDITIONAL BRANCH
CONDITIONAL BRANCH BASED ON CONTENTS OF TOP REGISTER
CONDITIONAL BRANCH BASED ON CONTENTS OF INDEX REGISTER WITH
AUTO DECREMENT OF INDEX REGISTER

ALU OPERATIONS

+ - SWAP- AND OR NAND NOR XOR XNOR NOT

SHIFT OPERATIONS

16 AND 32-BIT SHIFTS, EITHER DIRECTION
SIGNED AND UNSIGNED SHIFTS
CAN BE COMBINED WITH ALU OPERATIONS

STEP MATH

DIVIDE
SQUARE ROOT

REGISTER-I/O ACCESS

READ/WRITE PROCESSOR REGISTER OR I/O DEVICE
COMBINE ALU OPERATION WITH DATA FROM REGISTER

SHORT LITERALS

LOAD VALUE 0 - 31 INTO TOP REGISTER
COMBINE ALU OPERATION WITH DATA
LITERAL VALUE IS EMBEDDED IN INSTRUCTION

RTX INSTRUCTION SET

LONG LITERALS

LOAD 16-BIT VALUE INTO TOP REGISTER
COMBINE ALU OPERATION WITH DATA

MEMORY ACCESS

ADDRESS IN TOP REGISTER, DATA IN NEXT REGISTER
ACCESS MEMORY BY BYTE OR BY WORD
ACCESS PROGRAM MEMORY, DATA MEMORY, OR USER MEMORY
ACCESS MEMORY IN EITHER MSB-LSB OR LSB-MSB BYTE ORDER
COMBINE ALU OPERATION WITH MEMORY DATA
MOVE BLOCKS OF MEMORY TO/FROM STACK WITH AUTO ADDRESS UPDATE

STREAMED INSTRUCTION MODE

EXECUTE INSTRUCTION REPEATEDLY WITHOUT EXTRA FETCH CYCLES

HARRIS RTX2000 PROCESSOR PINOUT

MEMORY INTERFACE PINS
ASIC BUS INTERFACE PINS
INTERRUPT / RESET PINS
CLOCK / WAIT PINS

 HARRIS RTX2000

INTERFACING THE RTX2000: PROCESSOR PINOUT

S00	L2	G000	M000	F9	M00
S01	L3	G001	M001	F11	M02
S02	L4	G002	M002	F10	M03
S03	L5	G003	M003	F10	M04
S04	L6	G004	M004	D10	M05
S05	L7	G005	M005	C10	M06
S06	L8	G006	M006	B11	M07
S07	L9	G007	M007	B10	M08
S08	L10	G008	M008	B10	M09
S09	L11	G009	M009	B10	M10
S10	L12	G010	M010	B10	M11
S11	L13	G011	M011	A8	M12
S12	L14	G012	M012	B8	M13
S13	L15	G013	M013	B8	M14
S14	L16	G014	M014	B9	M15
S15	L17	G015	M015	B9	M16
S00	A7	CA00	MA01	L1	MA1
S01	C7	CA01	MA02	L2	MA2
S02	C6	CA02	MA03	L3	MA3
S10	D2	CT0	MA04	L4	MA4
GR/H	C1	GR/W	MA05	L5	MA5
NMI	B5	NMI	MA06	L6	MA6
E11	B3	E11	MA07	L7	MA7
E12	B3	E12	MA08	L8	MA8
E13	B4	E13	MA09	L9	MA9
E14	B4	E14	MA10	L10	MA10
E15	B1	E15	MA11	L8	MA11
INTSUP	C5	INTSUP	MA12	L8	MA12
INTA	A5	INTA	MA13	L10	MA13
RESET	B2	RESET	MA14	L10	MA14
WAIT	C2	WAIT	MA15	L9	MA15
ICLK	B1	ICLK	MA16	L10	MA16
TCLK	A6	TCLK	MA17	L10	MA17
PCLK	G11	PCLK	MA18	L10	MA18
			MA19	L11	MA19
			LDS	H10	LDS
			UDS	H11	UDS
			NEW	F10	NEW
			BOOT	G10	BOOT
			HR/W	G9	HR/W

RTX2000

HARRIS RTX2000 MEMORY INTERFACE PINS

MD00 TO MD15: MEMORY DATA BUS
MA01 TO MA19: MEMORY ADDRESS BUS
LDS, UDS: LOWER / UPPER
DATA SELECT (NOT STROBED)
NEW: INSTRUCTION FETCH
BOOT: GENERAL PURPOSE
MR/W\ : MEMORY READ / WRITE

HARRIS RTX2000 ASIC BUS INTERFACE PINS

GD0-GD15: G-BUS DATA
GA0 - GA2: G-BUS ADDRESS
GIO\ : G-BUS STROBE
GR/W\ : G-BUS READ/WRITE\

**HARRIS RTX2000
INTERRUPT/RESET PINS**

**NMI: NON-MASKABLE INTERRUPT
EI1 - EI5: EXTERNAL INTERRUPTS
EI3 - EI5: TIMER/COUNTER INPUTS
INTSUP: INTERRUPT SUPPRESS
INTA: INTERRUPT ACKNOWLEDGE
RESET: MASTER RESET**

**HARRIS RTX2000
CLOCK/WAIT PINS**


**WAIT: WAIT STATE INPUT
ICLK: INPUT CLOCK
TCLK: TIMING CLOCK
FREE RUNNING
PCLK: PROCESSOR CLOCK
HELD LOW FOR WAIT STATES**

HARRIS RTX2000

**MINIMAL SYSTEM TIMING
 ALLOWS THE USE OF THE
 SLOWEST MEMORIES
 NO DECODE OR BUFFERING
 IN ADDRESS OR CHIP
 ENABLE PATHS
 AT MAX SPEED: WE\ DELAYED TO
 ASSURE ADDRESS SETUP TIME
 $TAA = TCY - TAV - TRDS$**

HARRIS RTX2000

INTERFACING TO RAMS: MINIMAL SYSTEM



CRITICAL SPEED PATH: USUALLY ADDRESS ACCESS TIME

$TAA = TCY - TAV - TRDS$


	10MHz	8MHz
TCY: PCLK CYCLE TIME	100	125
TAV: PCLK HIGH TO ADDRESS VALID	53	56
TRDS: READ DATA VALID TO PCLK HIGH	12	12
RAM MEMORY ADDRESS ACCESS TIME	35	57

NOTE:
 FOR SPEEDS ABOVE 8MHz, WE\ IS GATED WITH DELAYED PCLK: PCLK*.
 AT 8MHz AND BELOW, GATING WITH UNDELAYED PCLK IS SUFFICIENT.



HARRIS RTX2000

INTERFACING TO ROMS: MINIMAL SYSTEM



CRITICAL SPEED PATH: USUALLY ADDRESS ACCESS TIME

$TAA = TCY - TAV - TRDS$


	10MHz	8MHz
TCY: PCLK CYCLE TIME	100	125
TAV: PCLK HIGH TO ADDRESS VALID	53	56
TRDS: READ DATA VALID TO PCLK HIGH	12	12
TAA: MEMORY ADDRESS ACCESS TIME	36	69

SEMICONDUCTOR PRODUCTS DIVISION



HARRIS RTX2000

MINIMUM SYSTEM: 10MHz TIMING



SEMICONDUCTOR PRODUCTS DIVISION


HARRIS RTX2000 UNBUFFERED SYSTEM TIMING

**ALLOWS GREATER
DECODING RANGE
LOWER SYSTEM POWER
ONLY ONE DECODER
IN CRITICAL PATH
TAA = TCY - TAV - TPD - TRDS
WE REQUIRES GREATER
DELAY AT FULL SPEED**

SEMICONDUCTOR PRODUCTS DIVISION

HARRIS RTX2000


INTERFACING TO RAMS: UNBUFFERED SYSTEM



CRITICAL SPEED PATH: USUALLY CHIP ENABLE ACCESS TIME
TAA = TCY - TAV - TPD - TRDS

PARAMETER	10MHz	8MHz
TCY: PCLK CYCLE TIME	100ns	125ns
TAV: PCLK HIGH TO ADDRESS VALID	53ns	56ns
TPD: 74F138 PROP DELAY TIME	8ns	8ns
TRDS: READ DATA VALID TO PCLK HIGH	12ns	12ns
TAB: MEMORY ADDRESS ACCESS TIME	27ns	43ns

NOTE:
ADDRESS MAY BE BUFFERED ONE LEVEL WITHOUT A SPEED PENALTY.
WRITE ENABLE MAY BE GATED WITH UNDELAYED PCLK WHEN FREQUENCY IS LESS THAN OR EQUAL TO 8MHz.




SEMICONDUCTOR PRODUCTS DIVISION



HARRIS RTX2000


INTERFACING TO ROMS: UNBUFFERED SYSTEM



CRITICAL SPEED PATH: USUALLY CHIP ENABLE ACCESS TIME
 $TAA = TCY - TAV - TPD - TRDS$

PARAMETER	10MHz	8MHz
TCY: PCLK CYCLE TIME	100ns	125ns
TAV: PCLK HIGH TO ADDRESS VALID	53ns	56ns
TPD: 74F138 PROP DELAY TIME	8ns	8ns
TRDS: READ DATA VALID TO PCLK HIGH	12ns	12ns
TAA: MEMORY ADDRESS ACCESS TIME	27ns	42ns

NOTE:
 ADDRESS MAY BE BUFFERED ONE LEVEL WITHOUT A SPEED PENALTY.
 WRITE ENABLE MAY BE GATED WITH UNDELAYED PCLK WHEN FREQUENCY IS LESS THAN OR EQUAL TO 8MHz.




SEMICONDUCTOR PRODUCTS DIVISION



HARRIS RTX2000

UNBUFFERED SYSTEM: 10MHz TIMING




SEMICONDUCTOR PRODUCTS DIVISION

HARRIS RTX2000 BUFFERED SYSTEM TIMING

FULLY BUFFERED FOR LARGE
MEMORY ARRAYS
DATA BUFFER DELAY IN
CRITICAL SPEED PATH
BOTH WE AND DATA BUFFER
ENABLE DELAYED FOR
WRITE CYCLE AT FULL SPEED
 $TAA = TCY - TAV - TDD - TBD - TRDS$

HARRIS RTX2000


INTERFACING TO RAMS: BUFFERED SYSTEM



CRITICAL SPEED PATH: USUALLY CHIP ENABLE ACCESS TIME
 $TAA = TCY - TAV - TDD - TBD - TRDS$

PARAMETER	10MHz	8MHz
TCY: PCLK CYCLE TIME	100ns	125ns
TAV: PCLK HIGH TO ADDRESS VALID	53ns	56ns
TDD: DECODE DELAY TIME	9ns	9ns
TBD: BUFFER DELAY TIME	7ns	7ns
TRDS: READ DATA VALID TO PCLK HIGH	12ns	12ns
TAA: MEMORY ADDRESS ACCESS TIME	20ns	42ns






NOTE:
ADDRESS MAY BE BUFFERED ONE LEVEL WITHOUT A SPEED PENALTY.
WRITE ENABLE MAY BE GATED WITH UNDELAYED PCLK WHEN FREQUENCY IS LESS THAN OR EQUAL TO 8MHz.





HARRIS RTX2000


INTERFACING TO ROMS: BUFFERED SYSTEM



CRITICAL SPEED PATH: USUALLY CHIP ENABLE ACCESS TIME
 $TAA = TCY - TAV - TDD - TBD - TRDS$

PARAMETER	10MHz	8MHz
TCY: PCLK CYCLE TIME	100ns	125ns
TAV: PCLK HIGH TO ADDRESS VALID	53ns	56ns
TDD: DECODE DELAY TIME	8ns	8ns
TBD: BUFFER DELAY TIME	7ns	7ns
TRDS: READ DATA VALID TO PCLK HIGH	12ns	12ns
TAA: MEMORY ADDRESS ACCESS TIME	20ns	42ns

NOTE:
ADDRESS MAY BE BUFFERED ONE LEVEL WITHOUT A SPEED PENALTY.




SEMICONDUCTOR PRODUCTS DIVISION



HARRIS RTX2000

BUFFERED SYSTEM: 10MHz TIMING



SEMICONDUCTOR PRODUCTS DIVISION


HARRIS RTX2000 ASIC BUS INTERFACE

**OUTPUT PORT
STROBED WITH GIO**
TIMING NOT CRITICAL
**INPUT PORT
TIMING CRITICAL**
STROBED EVERY READ CYCLE
ON 74F540 OR 74AC540

HARRIS RTX2000


TYPICAL ASIC BUS INTERFACES

OUTPUT PORT



OUTPUT PORT DECODING IS GATED WITH GIO¹ TO ASSURE THAT OUTPUT LATCHES ARE ONLY STROBED AT CORRECT TIME.

INPUT PORT



INPUT PORT DECODING IS GATED WITH PCLK TO ALLOW MAXIMUM DATA SET UP TIME.

THE RTXDS DEVELOPMENT SYSTEM

SEMICONDUCTOR PRODUCTS DIVISION

OVERVIEW

- 0 **THE ENVIRONMENT IN WHICH THE HARRIS RTX2000 WILL BE USED IS REAL-TIME EMBEDDED PROCESS CONTROL.**
- 0 **THE REQUIREMENTS FOR THESE SYSTEMS AS COMPARED TO CONVENTIONAL COMPUTER SYSTEMS ARE UNIQUE:**
- 0 **CUSTOM DESIGNED HARDWARE AND UNIQUE I/O DEVICES AND INTERFACES.**
- 0 **INTERRUPT DRIVEN, REAL-TIME AND TIME CRITICAL APPLICATIONS.**
- 0 **ROM BASED CODE AND LIMITED AVAILABILITY OF RAM AND ROM STORAGE.**

DEVELOPMENT SYSTEMS

- 0 EMBEDDED (OR TARGET) SYSTEMS ARE GENERALLY INAPPROPRIATE ENVIRONMENTS FOR THE DEVELOPMENT OF APPLICATIONS SOFTWARE.
- 0 THE TARGET SYSTEM MOST OFTEN LACKS SUPPORT FOR PROGRAM DEVELOPMENT AND TESTING:
 - NO AUXILIARY STORAGE (DISK),
 - NO INTERFACE TO A HUMAN OPERATOR (CRT/KEYBOARD),
 - LIMITED MAIN STORAGE (RAM),
- 0 LACK OF MATURE SOFTWARE SUPPORT AND DEVELOPMENT TOOLS.

TESTING AND FAULT ISOLATION

- 0 EXCESSIVE COST, IN BOTH DOLLARS AND IN ELAPSED TIME, ASSOCIATED WITH THE IMPLEMENTATION OF SOFTWARE HAS BECOME OF OVERRIDING CONCERN IN THE DESIGN AND DEVELOPMENT OF COMPUTER SYSTEMS.
- 0 THE SOFTWARE DEVELOPMENT PHASE MOST OFTEN UNDERESTIMATED, LEADING TO COST AND TIME OVERRUNS, IS THAT OF SOFTWARE TESTING AND FAULT ISOLATION.
- 0 THESE PROBLEMS ARE COMPOUNDED IN THE TESTING OF COMPLEX REAL-TIME EMBEDDED SYSTEMS.

TESTING OF EMBEDDED SYSTEMS

- 0 DEVELOPMENT AND TESTING OF SOPHISTICATED EMBEDDED SYSTEMS IS OFTEN EXCEPTIONALLY COSTLY AND TIME CONSUMING.
- 0 BOTH THE HARDWARE AS WELL AS THE SOFTWARE IN SUCH SYSTEMS MAY BE UNIQUE AND UNDER DEVELOPMENT. THE SYSTEM IS BEING INTEGRATED AS TESTING IS CONDUCTED. AS A RESULT, FAULTS ARE DIFFICULT TO ISOLATE.
- 0 THE DEMANDS OF A REAL-TIME, INTERRUPT DRIVEN SYSTEMS, OFTEN WITH MULTI-TASKING, MAY INTRODUCE RACE CONDITIONS THAT CAN BE EXCEPTIONALLY DIFFICULT TO REPRODUCE AND TO DEBUG.

TESTING OF EMBEDDED SYSTEMS

- 0 THE PROGRAMMER OR OPERATOR HAS LITTLE VISIBILITY INTO THE SYSTEM UNDER TEST. UNLIKE MORE CONVENTIONAL COMPUTER SYSTEMS, THE RESPONSES OF AN EMBEDDED SYSTEM OFTEN REFLECT SECOND OR THIRD LEVEL EFFECTS THAT MAY BE NEAR USELESS IN ISOLATING PROGRAMMING ERRORS.
- 0 THERE ARE FEW PERIPHERAL DEVICES ON AN EMBEDDED SYSTEM THAT ARE USEFUL IN TESTING. THERE IS NO OPERATOR INTERFACE (CRT/KEYBOARD) AND LIMITED INTERNAL STORAGE.
- 0 A DIGITAL ANALYZER IS A USEFUL TOOL BUT IS SOMETIMES AWKWARD BECAUSE OF THE MICROSCOPIC LEVEL OF DETAIL PROVIDED.
- 0 LASTLY, THERE IS NO ON-BOARD SOFTWARE TO FACILITATE TESTING OF THE PROGRAMS.



RTXDS

A DEVELOPMENT ENVIRONMENT FOR EMBEDDED SYSTEMS

GOALS

THE SYSTEM MUST PROVIDE A FORTH INTERACTIVE SUPPORT ENVIRONMENT.

THE TOOLS SHOULD BE INTEGRATED TO FORM A SEAMLESS DEVELOPMENT ENVIRONMENT.

THE PROGRAMMER SHOULD BE ABLE TO USE SYMBOLIC REFERENCES.

THE TARGET PROCESSOR MUST BE ABLE TO OPERATE AT FULL SPEED.




RTXDS

THE HOST

- 0 TO BUILD APPLICATIONS SOFTWARE IN A PRODUCTIVE AND COST EFFECTIVE MANNER, WE HAVE CHOSEN TO IMPLEMENT MUCH OF THE SOFTWARE SUPPORT ENVIRONMENT ON A HOST COMPUTER SYSTEM.
- 0 THE APPROACH IS AN ACCEPTED AND EFFECTIVE MEANS OF IMPLEMENTING EMBEDDED COMPUTER SYSTEMS.
- 0 THE HOST AND TARGET ARE CONNECTED THROUGH A SERIAL INTERFACE.
- 0 THE APPROACH ALLOWS A UNIQUE SOFTWARE DESIGN ENVIRONMENT; ONE THAT IS A RELIABLE COMBINATION OF HARDWARE AND SOFTWARE-AND ONE THAT IS RICH IN BOTH HARDWARE FACILITIES AND IN SOFTWARE SUPPORT TOOLS.

RTXDS DEVELOPMENT ENVIRONMENT




THE HOST

- 0 WE SELECTED AS A HOST THE IBM (OR COMPATIBLE) PC WITH A FULL COMPLEMENT OF FACILITIES:
EXTENSIVE INTERNAL STORAGE,
HIGH VOLUME EXTERNAL (DISK) STORAGE,
CONVENIENT HUMAN INTERFACE (CRT/KEYBOARD),
A SOPHISTICATED SOFTWARE BUILD ENVIRONMENT AND MATURE SUPPORT TOOLS (LMI'S PC/FORTH).

THE TARGET

- 0 THE TARGET SYSTEM CAN BE ANY BOARD CONTAINING THE HARRIS RTX 2000 PROCESSOR ALONG WITH MINIMAL SUPPORT HARDWARE

RTXDS STRUCTURE



RTXDS - 10

SEMICONDUCTOR PRODUCTS DIVISION

DEVELOPMENT TOOLS

- 0 IN THE RTXDS DEVELOPMENT ENVIRONMENT, HARRIS PROVIDES A COMPLETE SET OF PROGRAMMING SUPPORT TOOLS TO AID THE PROGRAMMER.

TFORTH

THE TFORTH CROSS COMPILER PROVIDES THE SOFTWARE DEVELOPMENT ENGINEER WITH A SYSTEM TO CONVENIENTLY HANDLE SOURCE PROGRAMS AND TO GENERATE ROMABLE OBJECT CODE FOR THE PROCESSOR.

DISASSEMBLER

THE DISASSEMBLER IS A SOFTWARE DEBUG TOOL THAT CONVERTS BINARY OBJECT CODE INTO A SEQUENCE OF THE CORRESPONDING FORTH CODE.

FILE INTERFACE

THIS SET OF MODULES PROVIDE THE PROGRAMMER WITH CONVENIENT ACCESS TO DISK FILES.

RTXDS - 11

SEMICONDUCTOR PRODUCTS DIVISION

HOST/TARGET SERIAL LINK

- 0 A DIRECT SERIAL LINK FROM THE HOST TO THE TARGET FACILITIES THE SOFTWARE BUILD PROCESS.
- 0 THE LINK PROVIDES A MEANS OF TRANSFERRING OBJECT CODE FROM THE HOST TO THE TARGET TO FACILITATE RAPID PROTOTYPING OF APPLICATIONS SOFTWARE.
- 0 IT ALSO ALLOWS US TO LINK THE TWO SUBSYSTEMS IN SUCH A WAY THAT WE NOT ONLY PROVIDE THE DESIGN ENGINEER WITH AN EFFECTIVE MEANS FOR BUILDING SOURCE PROGRAMS AND GENERATING TARGET CODE, BUT IN ADDITION THE LINK SUPPORTS A POWERFUL TESTING AND FAULT ISOLATION CAPABILITY.

RTXDS

VISIBILITY AND CONTROL

- 0 A MAJOR FUNCTION OF RTXDS IS TO PROVIDE A PROGRAMMER/OPERATOR WITH VISIBILITY INTO A CONTROL OF THE SYSTEM UNDER TEST. THE SYSTEM PROVIDES A POWERFUL SET OF UTILITIES TO SUPPORT THE APPLICATION DEVELOPER IN DEBUGGING SOFTWARE.
- 0 THE DEBUG FACILITIES ARE DESIGNED AND IMPLEMENTED USING THE HOST AND TARGET SUBSYSTEMS AS AN INTEGRATED SOFTWARE DEVELOPMENT FACILITY -TAKING ADVANTAGE OF THE CAPABILITIES OF EACH SUBSYSTEM IN THE DESIGN.

RTXDS**TFORTH EMULATOR**

- 0 THE TFORTH CROSS COMPILER IS AS CLOSE AS POSSIBLE TO A FORTH-83 SYSTEM.
- 0 THE TFORTH EMULATOR PROVIDES A METHOD OF TESTING APPLICATION SOURCE CODE WITH PC/FORTH ON THE HOST PC.
- 0 THE FACILITY IS USEFUL FOR PRELIMINARY TESTING OF AN APPLICATION.
- 0 THE EMULATOR MODELS THE BEHAVIOR OF THE RTX REGISTERS AND THE ASIC BUS.

RTXDS

- 0 THE SYSTEM PROVIDES HIGHLY INTERACTIVE CONTROL TO THE PROGRAMMER TESTING SOFTWARE ON THE TARGET SUBSYSTEM.
- 0 THE PROGRAMMER HAS THE CAPABILITY TO TEMPORARILY STOP THE EXECUTION OF PROGRAMS IN A UNIT TEST, AND TO EXAMINE AND CHANGE THE STATUS OF THE TARGET SYSTEM.
- 0 PROGRAMMER CONTROL IS AT THE CONSOLE OF THE HOST. THE PROGRAMMER IS ABLE TO SELECTIVELY TRACE THE ACTIONS OF PROGRAMS EXECUTING ON THE TARGET, TO EXAMINE AND TO CHANGE PROCESSOR REGISTERS AND STORAGE ON THE TARGET SUBSYSTEM.
- 0 REFERENCES TO THE VARIABLES AND DEFINITIONS WITHIN THE TARGET ARE SYMBOLIC. A DICTIONARY IS MAINTAINED IN THE HOST TO MAP THE SYMBOLS TO THE TARGET ADDRESSES.



HARRIS

CONSOLE COMMANDS

>@ >C@
>! >C!
>.S >MOVE >CMOVE
>DROP >DUMP >EXECUTE
>FILL >. >U.
>.REG >.RR >PUSH >POP
>SET.BREAK >CLR.BREAK
>DOWNLOAD >UPLOAD
>G@ >G! >G0
>LOAD
>:

RTXDS - 16

SEMICONDUCTOR PRODUCTS DIVISION



HARRIS

RTXDS

VISIBILITY INTO THE TARGET

- 0 DISPLAY FACILITIES THROUGH THE HOST ALLOW THE PROGRAMMER TO VIEW THE PROGRESS OF EXECUTION OF A PROGRAM UNDER TEST ON THE TARGET SUBSYSTEM.
- 0 THESE FEATURES ARE INCORPORATED INTO THE TFORH CROSS-COMPILER AS STANDARD FORTH FUNCTIONS.
- 0 THE FEATURES ARE IMPLEMENTED SUCH THAT THESE DEBUG UTILITIES GENERATE NEITHER EXECUTION OVERHEAD NOR STORAGE REQUIREMENTS IN THE FINAL TARGET SYSTEM.

RTXDS - 17

SEMICONDUCTOR PRODUCTS DIVISION



HARRIS

RTXDS

TFORTH DISPLAY UTILITIES

. " EMIT

CR .

.S .REG

DUMP

MEMORY REFERENCE TRACE

>RANGE

RTXDS - 18

SEMICONDUCTOR PRODUCTS DIVISION



HARRIS

RTXDS

BREAKPOINT FACILITY

- 0 WE ASSUME THAT IN A TEST ENVIRONMENT, THAT CODE AS WELL AS DATA WILL RESIDE ON THE TARGET SUBSYSTEM IN RAM.
- 0 WE INCLUDE A CAPABILITY TO ALLOW THE PROGRAMMER TO INSERT A BREAKPOINT INTO THE CODE BEING TESTED.
- 0 WHEN A BREAKPOINT IS ENCOUNTERED DURING PROGRAM EXECUTION, A TRANSFER TO THE MONITOR IS INITIATED AUTOMATICALLY THAT ALLOWS THE OPERATOR TO GAIN CONTROL AT THE HOST CONSOLE.
- 0 THE OPERATOR HAS THE OPTION TO:
EXAMINE THE TARGET SYSTEM STATUS,
RESUME EXECUTION, OR
CANCEL THE BREAKPOINT.

RTXDS - 19

SEMICONDUCTOR PRODUCTS DIVISION

RTXDS**SUMMARY**

- 0 **RTXDS PROVIDES THE PROGRAMMER WITH AN INTEGRATED FORTH ENVIRONMENT.**
- 0 **IT IS SPECIFICALLY DESIGNED TO SUPPORT THE DEVELOPMENT OF REAL-TIME EMBEDDED SYSTEMS.**
- 0 **OUR EXPERIENCE INDICATES THAT RTXDS OFFERS A FLEXIBLE AND PRODUCTIVE ENVIRONMENT FOR THE PROGRAMMER.**



HARRIS RTX SEMINAR

REAL TIME EXPRESS DEVELOPMENT BOARD

(RTXDB)

**TIM DWYER
LEAD ENGINEER
HARDWARE SUPPORT DEVELOPMENT**

SEMICONDUCTOR PRODUCTS DIVISION




OVERVIEW


- 0 FEATURES**
- 0 BLOCK DIAGRAM**
- 0 MEMORY MAP**
- 0 I/O PORTS**
- 0 SERIAL PORT**
- 0 PROTOTYPE AREAS**
- 0 BOARD OPERATION**

FEATURES

- 0 BASED ON THE HARRIS RTX2000 PROCESSOR
- 0 FLEXIBLE AND EXPANDABLE
- 0 16K BY 16 ZERO WAIT STATE STATIC RAM
- 0 8K BY 16 SYSTEM PROM
- 0 UP TO 8K BY 16 USER PROM
- 0 16-BIT INPUT AND OUTPUT PORTS
- 0 HIGH SPEED SERIAL PORT
- 0 PROTOTYPE AREAS



MEMORY MAP



MEMORY MAP, PAGE ZERO

OFFFE	INSTALLED RAM (16K WORDS) PROVIDED FOR APPLICATION SOFTWARE
08300	RESERVED FOR SYSTEM USE
08000 07FFE	RESERVED FOR USER PROM (8K WORDS)
04000 03FFE	SYSTEM PROM INSTALLED (8K WORDS) (TARGET MONITOR)
00000	

I/O PORTS

- o **THREE 16 BIT OUTPUT PORTS (LATCHED)**
- o **THREE 16 BIT INPUT PORTS (SAMPLED)**

SERIAL PORT


- o **STANDARD BAUDRATES UP THRU 19,200 BAUD**
- o **STATUS LEDs FOR DATA AND HANDSHAKE SIGNALS**
- o **HEADER ALLOWS CONNECTOR PINOUT TO BE CHANGED**

PROTOTYPE AREAS


- o **ALLOWS RTXDB TO BE USED AS FOUNDATION FOR USERS PROTOTYPE**
- o **ALLOWS EXPANSION OF RTXDB**
- o **20% OF TOTAL BOARD AREA**
- o **MEMORY AREA**
 - o **HEADER WITH MEMORY ADDRESS, DATA, AND CONTROL SIGNALS**
 - o **UP TO FOUR 28-PIN DEVICES**
- o **ASIC BUS AREA**
 - o **HEADER WITH G ADDRESS, DATA AND CONTROL SIGNALS**
 - o **24 BY 28 ARRAY OF PLATED HOLES FOR PIN GRID ARRAY AND OTHER PACKAGE TYPES**
 - o **DUAL INLINE PACKAGE (DIP) AREA FOR STANDARD LOGIC IN DIPS**

BOARD OPERATION

- o **GREEN LED**
 - o **POWER ON, FUSE INTACT**
- o **RESET SWITCH**
 - o **RTX2000, 82C50A, PARALLEL OUTPUT PORTS**
- o **RED LED**
 - o **BLINKING - AFTER RESET, RTXDB WAITING FOR HOST TO ESTABLISH COMMUNICATION**
 - o **ON - RTXDB WAITING FOR A COMMAND FROM THE HOST**
 - o **OFF - RTXDB IS EXECUTING INSTRUCTIONS**
- o **RS232 CONNECTOR**
- o **POWER CONNECTOR**



Copyright © Harris Corporation 1988
7-211 24 USA



TFORTH COMPILER

SEMICONDUCTOR PRODUCTS DIVISION

TFORTH COMPILER

- o FORTH-83 COMPATIBLE**
- o CROSS-COMPILES TO RTX MACHINE CODE**
- o OPTIMIZES FOR RTX ARCHITECTURE**
- o DESIGNED TO SUPPORT EMBEDDED CONTROL SYSTEMS
HEADERLESS CODE
DEBUGGING SUPPORT**


TFORTH FEATURES

- 0 DIRECTIVES CONTROL COMPILER ENVIRONMENT
- 0 COMPILES IN SEPARATE BLOCKS TO SUPPORT INTERRUPTS, VECTOR TABLES, ETC.
- 0 PROVISIONS FOR GENERATING CUSTOM RTX INSTRUCTIONS
E842 UCODE 02+ => DUP 0 SWAP 2+
- 0 CAN BE USED INTERACTIVELY FROM HOST MONITOR

TFORTH MEMORY STRUCTURE

- 0 COMPILES CODE INTO PC MEMORY SEGMENT
- 0 MAINTAINS HEADERS IN SEPARATE TARGET DICTIONARY

TFORTH MEMORY MAP



COMPILER DIRECTIVES

- 0 ALL DIRECTIVES HAVE DEFAULTS, SOME CONFIGURABLE
- 0 COMPILER INVOCATION
 - START-TFORTH - TURNS COMPILER ON
 - END-TFORTH - TURNS COMPILER OFF
- 0 MEMORY CONFIGURATION
 - RAM-ONLY - ALL RAM
 - RAM/ROM - SEPARATE MEMORY SPACES
- 0 MEMORY ADDRESSING
 - ROMORG - SET CODE ADDRESS
 - RAMORG - SET DATA ADDRESS

TFORTH EXAMPLE

```
\ Tforth Example 1
\ Calculates 2a + b - c
START-TFORTH
HEX 0000 ROMORG

: WORD1 ( a b c -- res )
- SWAP DUP + + ;

: WORD2 2 3 4 WORD1 ;

END-TFORTH
```

DISASSEMBLER

- o **DECOMPILES RTX CODE TO FORTH PRIMITIVES**
- o **USEFUL FOR INSTRUCTION SEQUENCING AND TIMING**



DISASSEMBLER INVOCATION

- 0 ADDR COUNT DASH
- 0 ADDR DASH; DISASSEMBLES ONE WORD
- 0 FULL DASH DISASSEMBLES ALL COMPILED CODE

TForth - 8

SEMICONDUCTOR PRODUCTS DIVISION



DISASSEMBLER EXAMPLE

Harris Semiconductor RTXDS Disassembler V1.0
06/10/88 07:38 class.scr

Page 1

Address Opcode Operations

```
0000 : WORD1
      AC40 -
0002 AE80 SWAP
0004 A0C0 DUP
0006 A840 +
0008 A860 + ;
000A : WORD2
      BE42 LIT 02
000C BE43 LIT 03
000E BE44 LIT 04
0010 0000 WORD1
0012 A020 ;
```

Call 0000 '...'

TForth - 9

SEMICONDUCTOR PRODUCTS DIVISION

RTX EXTENSIONS

- o **REGISTERS AND PERIPHERALS**
 - IBC@ - READS INTERRUPT BASE/CONTROL REGISTER**
 - TC1! - WRITES VALUE TO TIMER/COUNTER 1**

- o **INTERRUPTS**
 - DIRECTIVES FOR GENERATING VECTOR TABLES**
 - SOFTINT - SOFTWARE INTERRUPT**

- o **ASIC Bus**
 - G G@ - READS DATA FROM PORT G**
 - N G G! - WRITES DATA TO PORT G**

OPTIMIZATION

- o **COMBINES SUBROUTINE RETURN WITH LAST WORD OF DEFINITION**

- o **COMBINES ALU AND SHIFT OPERATIONS WITH PREVIOUS INSTRUCTION**
 - 3 +**

- o **COMBINES STACK OPERATIONS**
 - SWAP DROP => NIP**

OPTIMIZATION EXAMPLE

```
\ Optimization example
START-TFORTH
HEX 0000 ROMORG
: WORD3  2 SWAP - SWAP DROP DUP ;
: WORD4  18 G@ + ;

END-TFORTH
```

```
0000 : WORD3
      BCC2 LIT 02 SWAP -
0002 A0A0 SWAP DROP DUP ;
0004 : WORD4
      B8B8 18 G@ + ;
```

DEBUG SUPPORT

- o TERMINAL I/O SUPPORTED THROUGH TARGET MONITOR
." EXIT KEY
- o CONDITIONAL COMPILATION
SWAP {{ ." EXECUTING READ-DATA. STACK: " .S }} 2+
- o MEMORY ACCESS TRACE
ALL MEMORY REFERENCES (@ ! C@ C!) ARE ROUTED THROUGH THE
MONITOR



HARRIS

FILE INTERFACE

- o **WRITE-HEX FILENAME**
GENERATES INTEL HEX FILE
- o **WRITE-IMAGE FILENAME**
GENERATES OBJECT FILE
- o **READ-IMAGE FILENAME**
READS IMAGE FILE
- o **READ-HEX FILENAME**
READS HEX FILE
- o **FTYPE FILENAME**
SIMILAR TO DOS TYPE COMMAND
- o **FDUMP FILENAME**
HEX/ASCII DUMP

TForth - 14

SEMICONDUCTOR PRODUCTS DIVISION



HARRIS

EXERCISE

OBJECT: WRITE A PROGRAM WHICH FLASHES "SOS" IN MORSE CODE ON THE LED ON THE FRONT OF THE BOX.

HINTS: THE LED IS TURNED ON BY WRITING 8000H TO PORT 18H:
8000 18 61

THE LED IS TURNED OFF BY WRITING 0000H TO THE PORT.

SOS IS 3 SHORT FLASHES, FOLLOWED BY 3 LONG FLASHES,
FOLLOWED BY 3 SHORT FLASHES

GENTLEMEN, START YOUR CODE AT 8300H:
8300 ROMORG

IF YOU HAVE TIME

WRITE THE FOLLOWING SO THAT THEY MAY BE COMPILED WITH EITHER PC/FORTH OR TFORTH.

1. WRITE A PROGRAM TO CALCULATE THE NTH FIBONACCI NUMBER FN:
F0 = 0 F1 = 1
Fk = Fk-1 + Fk-2 FOR K > 1

2. WRITE A PROGRAM TO CALCULATE N! FOR ANY N, 0 <= N <= 8

SEMICONDUCTOR PRODUCTS DIVISION