# CODE GENERATION LECTURE 15-16


#### CODE GENERATION

The code generation problem is the task of mapping intermediate code to machine code.

#### Requirements:

- Correctness
  - Must preserve semantic meaning of source program
- Efficiency
  - Make effective use of available resources
  - Code Generator itself must run efficiently

# COMPILER ARCHITECTURE



#### INPUT TO THE CODE GENERATOR

#### • We assume, front end has

- Scanned, parsed and translate the source program into a reasonably detailed intermediate representations
- Type checking, type conversion and obvious semantic errors have already been detected
- Symbol table is able to provide run-time address of the data objects
- Intermediate representations may be
  - Postfix notations
  - Three address representations
  - Syntax tree
  - DAG

- The output of the code generator is the target program.
- Target architecture: must be **well** understood
  - Significantly influences the difficulty of code generation
  - RISC, CISC or stack based

- RISC (Reduced Instruction Set Computer)
  - many registers
  - three address instructions
  - simple addressing modes
  - Simple instruction set architecture

- Stack-Based Machine
  - operations are done by pushing operands in the stack
  - top of the stack is normally stored in a register
  - stack based machines are almost disappeared.
    - stack organization is too limiting
    - required too many swap and copy operations.

- CISC (Complex Instruction Set Computer)
  - few registers
  - two address instructions
  - variety of addressing modes
  - several register classes
  - Variable length instructions

- Target program may be
  - Absolute machine language
    - It can be placed in a fixed location of memory and immediately executed
  - Re-locatable machine language
    - Subprograms to be compiled separately
    - •A set of re-locatable object modules can be linked together and loaded for execution by a linker

- Here,
  - a very simple RISC like computer is assumed as target machine
  - some CISC like addressing mode is also added
  - assembly code is used as target language

# Issues in the Design of a Code Generator

- Instruction Selection
- Register Allocation
- Evaluation Order

#### Instruction Selection


- There may be a *large number of 'candidate'* machine instructions for a given IR instruction
  - Level of IR
    - High: Each IR translates into many machine instructions
    - Low: Reflects many low-level details of machine
  - Nature of the instruction set
    - Uniformity and completeness
  - The desired quality of generated code.
  - Each has own cost and constraints
    - Accurate cost information is difficult to obtain
    - Cost may be influenced by surrounding context

#### Instruction Selection

- For each type of three-address statement, *a code skeleton* can be designed that outlines the target code to be generated for that construct.
  - Say, x := y + z
     Mov y, R0
     Add z, R0
     Mov R0, x

# Statement by statement code generation often produces poor code

# Instruction Selection



$$d := a + e$$

MOV b, R0

ADD c, R0

MOV R0, a

MOV a, R0

ADD e, R0

MOV R0, d

If a is subsequently used

#### Instruction selection: Machine

IR Code:x := x + 5Target Code:mov x, r0add 5, r0mov r0, x

 $IR\ Code:$  x := x + 1

Target Code: mov x,r0

add 1,r0

mov r0,x

Target Code: mov x,r0

inc r0

mov r0,x

Target Code: inc x

- How to best use the bounded number of registers.
- Use or registers
  - Register allocation
    - We select a set of variables that will reside in registers at each point in the program
  - Register assignment
    - We pick the specific register that a variable will reside in.
- Complications:
  - special purpose registers
  - operators requiring multiple registers.
  - Optimal assignment is NP-complete

#### Registers are complicated.

- x86: Each register made of several smaller registers; can't use a register and its constituent registers at the same time.
- x86: Certain instructions must store their results in specific registers; can't store values there if you want to use those instructions.
- MIPS: Some registers reserved for the assembler or operating system.
- Most architectures: Some registers must be preserved across function calls.

```
Multiply Instruction
            Must specify an even numbered register
    mul
                                r4 \times y \rightarrow [r4,r5]
 Multiply Instruction
    div y, r4 		Must specify an even numbered register
                                 [r4,r5] \div y \Rightarrow [r4,r5]
SRDA: Shift Right Double Arithmetic
    srda 32,r6
1010110010
                                                   1010110010
                                    SSSSSSSSS
              XXXXXXXXX
    r_6
                   r7
                                         r6
                                                         r7
```

#### IR Code:

t := a + b t := t \* c t := t / d

#### Target Code:

mov a,r1
add b,r1
mul c,r0
div d,r0
mov r1,t

#### IR Code:

t := a + b t := t + c t := t / d

#### Target Code:

mov a,r0
add b,r0
add c,r0
srda 32,r0
div d,r0
mov r1,t

#### **Conclusion:**

Where you put the result of t:=a+b (either r0 or r1) depends on how it will be used later!!!

[A "chicken-and-egg" problem]

## Example Target Machine

#### A 2-address Architecture

op source, destination

#### Address Modes:

Absolute Memory Address

 $x \rightarrow v$ movх,у 🚄  $v-x \rightarrow v$ sub х,у

Register

 $r3-r2 \rightarrow r3$ r0,r1 movr2,r3 sub

Literal

39,r1 mov 47,r2  $\operatorname{sub}$ 

Indirect Register

r0,[r1] < mov

Indirect plus Index

r0,[r1+48]

Double Indirect

r0,[[r1+48]] mov

2 operands, at most

Op-Codes:

mov add sub. m13 1

Data is included in the instruction directly

Register contains an address.

Moves data in to word pointed to by r1

Use r1+48 as an address.


Go to memory and fetch a second address, "p".

"p" points to the word.

#### **EVALUATION ORDER**

- Choosing the order of instructions to best utilize resources
- Picking the optimal order is NP-complete problem
- Simplest Approach
  - Don't mess with re-ordering.
  - Target code will perform all operations in the same order as the IR code
- Trickier Approach
  - Consider re-ordering operations
  - May produce better code
    - ... Get operands into registers just before they are needed
      - ... May use registers more efficiently

#### **EVALUATION ORDER**



#### MOVING RESULTS BACK TO MEMORY

- When to move results from registers back into memory?
  - After an operation, the result will be in a register.
- Immediately
  - Move data back to memory just after it is computed.
  - May make more registers available for use elsewhere.
- Wait as long as possible before moving it back
  - Only move data back to memory "at the end"
    or "when absolutely necessary"
  - May be able to avoid re-loading it later!

# MEMORY TRADEOFFS

- There is an enormous tradeoff between speed and size in memory.
- SRAM is fast but very expensive:
  - Can keep up with processor speeds in the GHz.
  - As of 2007, cost is \$10/MB
  - Good luck buying 1TB of the stuff!
- Hard disks are cheap but very slow:
  - As of 2012, you can buy a 2TB hard drive for about \$100
  - As of 2012, good disk seek times are measured in ms (about two to four million times slower than a processor cycle!)

# EVALUATING A POTENTIAL CODE SEQUENCE

• Each instruction has a "cost"

#### **Cost = Execution Time**

- Execution Time is difficult to predict.
   Pipelining, Branches, Delay Slots, etc.
- Goal: Approximate the real cost A "Cost Model"

#### Simplest Cost Model:

Code Length ≈ Execution Time Just count the instructions!

## COST MODEL

- Depending on what aspect of a program are we interested in optimizing, common cost measures are
  - length of compilation time and size
  - running time
  - power consumption
- Determining the actual cost of compiling and running a program is a complex problem
- For simplicity, we assume
  - cost of an instruction to be one plus costs associated with the addressing modes of the operands.

#### A BETTER COST MODEL

Look at each instruction.

Compute a cost (in "units").

Count the number of memory accesses.

Cost = 1 + Cost-of-operand-1 + Cost-of-operand-2 + Cost-of-result

	<u>example</u>	cost
Absolute Memory Address	x	1
Register	r0	0
Literal	39	0
Indirect Register	[r1]	1
Indirect plus Index	[r1+48]	1
Double Indirect	[[r1+48]]	2

```
Example: sub 97,r5 r5-97 \rightarrow r5

Cost = 1+0+0+0=1

Example: sub 97,[r5] [r5]-97 \rightarrow [r5]

Cost = 1+1+0+1=3

Example: sub [r1],[[r5+48]] [r5+48] - [r1] \rightarrow [[r5+48]]

Cost = 1+2+1+2=6
```

## COST GENERATION EXAMPLE

```
IR Code: x := y + z
```

Translation #1: 
$$mov y, x 3 \\ add z, x 4$$
 Cost = 7

Translation #2:  $mov y, r1 2 \\ add z, r1 2 \\ mov r1, x 2$  Cost = 6

Translation #2:  $Use Registers$ 

#### Translation #3:

Assume "y" is in r1 and "z" is in r2 Assume "y" will not be needed again

#### Translation #4:

Assume "y" is in r1 and "z" is in r2 Assume "y" will not be needed again. Lesson #2:

Keep variables in registers

add 
$$r2, r1$$
 1  
mov  $r1, x$  2  $Cost = 3$   $\frac{Lesson #3:}{Avoid or delay storing}$   
into memory.

<u>Lesson #4:</u> (not illustrated) Assume we can keep "x" in a register.

add  $r2, r1 \quad 1$  Cost = 1

Cost = 1

Cost = 1

Cost = 1

# GOALS FOR TODAY

- Explore three algorithms for register allocation:
  - Naïve ("no") register allocation.
  - Linear scan register allocation.
  - Graph-coloring register allocation.

# AN INITIAL REGISTER ALLOCATOR

- Idea: Store every value in main memory, loading values only when they're needed.
- To generate a code that performs a computation:
  - Generate load instructions to pull the values from main memory into registers.
  - Generate code to perform the computation on the registers.
  - Generate store instructions to store the result back into main memory.

# AN INITIAL REGISTER ALLOCATOR

```
a = b + c;
                 lw $t0, -12(fp)
d = a;
                 lw $t1, -16(fp)
c = a + d;
                 add $t2, $t0, $t1
                      $t2, -8(fp)
                 SW
 Param N
         fp + 4N
                 1w $t0, -8(fp)
 Param 1
         fp + 4
                      $t0, -20(fp)
                  SW
         fp + 0
 Stored fp
 Stored ra
         fp - 4
                 lw $t0, -8(fp)
         fp - 8
   a
                 lw $t1, -20(fp)
         fp - 12
   b
                 add $t2, $t0, $t1
         fp - 16
   C
                 sw $t2, -16(fp)
   d
         fp - 20
```


# AN INITIAL REGISTER ALLOCATOR

- Disadvantage: Gross inefficiency.
  - Issues unnecessary loads and stores by the dozen.
  - Wastes space on values that could be stored purely in registers.
  - Easily an order of magnitude or two slower than necessary.
  - Unacceptable in any production compiler.
- Advantage: Simplicity.
  - Can translate each piece of IR directly to assembly as we go.
  - Never need to worry about running out of registers.
  - Never need to worry about function calls or special-purpose registers.
  - Good if you just needed to get a prototype compiler up and running.

# Building a Better Allocator

- Goal: Try to hold as many variables in registers as possible.
  - Reduces memory reads/writes.
  - Reduces total memory usage.
- We will need to address these questions:
  - Which registers do we put variables in?
  - What do we do when we run out of registers?

# REGISTER CONSISTENCY



#### REGISTER CONSISTENCY

- At each program point, each variable must be in the same location.
  - Does **not** mean that each variable is always stored in the same location!
- At each program point, each register holds at most one live variable.
  - Can assign several variables the same register if no two of them ever will be read together.

#### LIVE RANGES AND LIVE INTERVALS

- A variable is **live at a particular program** point if its value may be read later before it is written.
  - Can find this using global liveness analysis.
- The live range for a variable is the set of program points at which that variable is live.
- The live interval for a variable is the smallest subrange of the IR code containing all a variable's live ranges.
  - A property of the IR code, **not the CFG.**
  - Less precise than live ranges, but simpler to work with.

# BASIC BLOCKS

Break IR code into blocks such that...

The block contains <u>NO</u> transfer-of-control instructions
... except as the last instruction

- A sequence of consecutive statements.
- Control enters only at the beginning.
- Control leaves only at the end.

# BASIC BLOCKS

```
Label 43: t3 := t4 + 7
            t5 := t3 - 8
             if t5 < 9 goto Label 44
             t6 := 1
             goto Label 45
Label 44: t6 := 0
Label 45: t7 := t6 + 3
             t8 := y + z
            x := t8 - 4
            y := t8 + x
Label 46:
         z := w + x
             t9 := z - 5
```

# ALGORITHM TO PARTITION INSTRUCTIONS INTO BASIC BLOCKS

Concept: "Leader"

The first instruction in a basic block

#### Idea:

Identify "leaders"

- The first instruction of each routine is a leader.
- Any statement that is the target of a branch / goto is a leader.
- Any statement that immediately follows

   a branch / goto
   a call instruction
   is a leader

A Basic Block consists of

A leader and all statements that follow it ... up to, but not including, the next leader

# **IDENTIFY LEADERS – EXAMPLE 1:**

```
Label 43: t3 := t4 + 7
            t5 := t3 - 8
             if t5 < 9 goto Label 44
             t6 := 1
            goto Label 45
Label 44: t6 := 0
Label 45: t7 := t6 + 3
             t8 := y + z
             x := t8 - 4
            y := t8 + x
Label 46: z := w + x
             t9 := z - 5
```

# **IDENTIFY LEADERS – EXAMPLE 1:**

```
t3 := t4 + 7
Label 43:
             t5 := t3 - 8
             if t5 < 9 goto Label 44
             t6 := 1
                                              Targets of
             goto Label 45
Label 44: t6 := 0
                                                GOTOs
           t7 := t6 + 3
Label 45:
             t8 := y + z
             x := t8 - 4
             y := t8 + x
           z := w + x
Label 46:
             t9 := z - 5
```

# **IDENTIFY LEADERS – EXAMPLE 1:**

```
Label 43: t3 := t4 + 7
            t5 := t3 - 8
             if t5 < 9 goto Label 44
                                              Follows
             t6 := 1
                                              a GOTO
             goto Label 45
Label_44: t6 := 0
Label 45:
        t7 := t6 + 3
             t8 := y + z
             x := t8 - 4
             y := t8 + x
Label 46:
            z := w + x
             t9 := z - 5
```


## **IDENTIFY LEADERS**

```
Label 43:
              t3 := t4 + 7
              t5 := t3 - 8
              if t5 < 9 goto Label 44
              t6 := 1
              goto Label 45
Label 44:
              t6 := 0
Label 45:
              t7 := t6 + 3
              t8 := y + z
              x := t8 - 4
              y := t8 + x
Label 46:
              z := w + x
              t9 := z - 5
```

# CONTROL-FLOW GRAPHS

- A control-flow graph (CFG) is a graph of the basic blocks in a function.
  - The term CFG is overloaded from here on out, we'll mean "control-flow graph" and not "contextfree grammar."
- Each edge from one basic block to another indicates that control can flow from the end of the first block to the start of the second block.
- There is a dedicated node for the start and end of a function.

# CONTROL FLOW GRAPH



# IDENTIFY LEADERS - EXAMPLE 2:

```
1) i = 1
2) j = 1
3) t1 = 10 * i
4) t2 = t1 + j
5) t3 = 8 * t2
6) t4 = t3 - 88
7) a[t4] = 0.0
8) j = j + 1
9) if j \le 10 goto (3)
10) i = i + 1
11) if i <= 10 goto (2)
12) i = 1
13) t5 = i - 1
14) t6 = 88 * t5
15) a[t6] = 1.0
16) i = i + 1
17) if i <= 10 goto (13)
```

# IDENTIFY LEADERS - EXAMPLE 2:

```
1) i = 1
2) j = 1
3) t1 = 10 * i
4) t2 = t1 + j
5) t3 = 8 * t2
6) t4 = t3 - 88
7) a[t4] = 0.0
8) j = j + 1
9) if j \le 10 \text{ goto } (3)
10) i = i + 1
11) if i <= 10 goto (2)
12) i = 1
13) t5 = i - 1
14) t6 = 88 * t5
15) a[t6] = 1.0
16) i = i + 1
```

if i <= 10 goto (13)

17)

- According to rule 1:1
- According to rule 2:3, 2, 13
- According to rule 3:10, 12

# LOOK AT EACH BASIC BLOCK IN ISOLATION

#### Use (B)

The set of variables used (i.e., read) by the Basic Block (... before being written / updated)
The "inputs" to the BB

#### Def (B)

The set of variables in the Basic Block that are written / assigned to. The "outputs" of the BB

Use 
$$(B_7) = y, v, w$$
  
Def  $(B_7) = x, z, v$ 

View the basic block as a function

$$< x, z, v > := f(y, v, w)$$

# DEFINITION AND USE OF VARIABLES

A "Definition" of variable x is an instruction that changes the value

$$x := ...$$

A "Use" of x is an instruction that reads or uses the value

```
This statement defines "y"....
     y := a + 5 ←
104:
                               What are the next uses of the
105:
                                 variable it defines?
106: b := y * b
                                       (stmts 106, 109, 112)
107:
108:
                                ...if control flow could allow this
109: x := b * y
                                value to reach these uses.
110: b := b - x
111:
112: c := y + b
```

# LIVE VARIABLES

"Is some variable x live at some point P in the program?"

Could the value of "x" at point P ever be needed later in the execution?

#### "Point in a program"

A point in a program occurs between two statements.

Is it possible that the program will ever read from x along a path from P?

[... before "x" is written / stored into]

# **DEAD VARIABLES**

A Variable is "Dead at point P" = Not Live

Value will definitely never be used.

No need to compute it!

If value is in register, no need to store it!

# LIVENESS EXAMPLE

```
a := b + c

d := e * f

c := b - 5

At this point...

Is b live? YES


Is c live? NO

Is a live? Don't Know

Is g live? Possibly!
```

# LIVENESS EXAMPLE

Must look at the whole "control flow graph" to determine liveness.



# LIVE VARIABLE ANALYSIS

#### Input:

The Control Flow Graph

$$\frac{Use(B_i)}{Def(B_i)}$$
 for all  $B_i$ 

#### Output:

 $Live(B_i) = a list of all variables live at the end of B_i$ 

Live Variable Analysis missing?

Assume <u>all</u> variables are live at the end of each basic block.

## **TEMPORARIES**

#### **Assumption:**

Each temporary is used in only one basic block (True of temps for expression evaluation)

```
t5 := xxxx + xxxx

xxxx := t5 + xxxx

No temp will ever
be in Use(B<sub>i</sub>) for any BB
```

#### **Conclusion:**

Temps are never live at the end of a basic block.

If Live-Variable-Analysis is missing...
this assumption can at least identify many dead variables.

# DEAD CODE

#### "Dead Code" (first meaning)

Any code that cannot be reached.

(Will never be executed.)

#### "Dead Code" (second meaning)

A statement which computes a dead variable.

#### Example:

Then eliminate this statement!!!

# **TEMPORARIES**

If you can identify a variable which is not in Use(B<sub>i</sub>) for any basic block (e.g., a temporary used only in this basic block)

#### Then you may...


- Rename the variable
- Keep the variable in a register instead of in memory
- Eliminate it entirely (during some optimization)


Must be careful that the variable is not used in other routines
(i.e., accessed as a non-local from another routine)

# CONTROL FLOW GRAPHS

#### **Definitions:**

- Initial Block
- Predecessor Blocks
- Successor Blocks





# **CODE GENERATION ALGORITHM #2**

#### Focus on one Basic Block at a time

- Ignore all other basic blocks
- Generate best possible code for the basic block

## **Register Strategy:**

- Store all LIVE variables in memory <u>between</u> basic blocks.
- Within each basic block... Use registers for variables and computation, as necessary
- Each basic block will use registers <u>independently</u> of other basic blocks


# **CODE GENERATION ALGORITHM #2**

Q: Why store <u>all</u> variables at the end of each Basic Block?

Why not leave them in registers?

A: Each Basic Block is processed in isolation.

A variable might be put in different registers in different blocks



#### **An Alternate Approach:**

Assign "x" to one register for the entire routine

... But that ties up a register for too much time!

# **CODE GENERATION ALGORITHM #2**

We'll need to know which variables are LIVE at the end of each basic block

#### Option 1:

Perform live variable analysis beforehand (during optimization phase)

We'll only store LIVE variables at the end of each Basic Block

#### Option 2:

Assume <u>every</u> variable is live at the end of every basic block

#### Option 3:

Distinguish temporaries from normal variables...

Assume temps are not live between blocks.

Assume normal variables are live between blocks.

(For more precision, we may want to distinguish which variables are in any Use(B<sub>i</sub>) sets



# THE "NEXT-USE" INFORMATION

Consider a bunch of statements.

(Some of the statements define variables.)

For each "definition", we want to know...

What are its "Next-Uses"?

What statements "use" the value assigned in the definition? Control flow must be able to go from the "definition" to the "use" without any intervening "definitions".

For each statement, we want to know "What are its Next-Uses"?

104:	y := a + 5	<u>Defs</u>	<u>Next-Uses</u>
105:			
106:	b := y * b	104	{106,109,112}
		105	
108:		106	{109,110}
109:	x := b * y	107	
110:	b := b - x	108	
111:			
112:	c := y + b		

# THE "NEXT-USE" ALGORITHM

#### Goal:

Process a single basic block Compute the Next-Use info For each IR instruction...

x := y + z

For each variable in the instruction...

e.g., x, y, z

Determine...

Is the variable LIVE or DEAD after the instruction? If it is LIVE, then...

Is it used again in this block?

If so, where is it used next?

#### **Assumption:**

We already have LIVENESS info for all variables at the end of the block.

## "NEXT-USE" EXAMPLE

```
t1 := 4 * i
                                         i:L(3)
                             - t1:L(2)
     t2 := a[t1]
                             — t2:L(5)
                                         a:L(0)
                                                   t1:D
 3:
     t3 := 4 * i
                              -t3:L(4)
                                         i:L(8)
 4:
     t4 := b[t3]
                              -t4:L(5) b:L(0)
                                                   t3:D
 5:
     t5 := t2 * t4
                                         t2:D
                                                   t4:D
 6:
     t6 := prod + t5

✓
                              -t6:L(7)
                                         prod:D
                                                   t5:D
 7:
     prod := t6
                              -prod:L(0) t6:D
 8:
     t7 := i + 1
                              -t7:L(9)
                                         i:D
 9:
     i := t7
                              -i:L(10)
                                         t7:D
10:
     if i <= 20 goto ...
                 Key:
                   L(4) Live; next-use in statement 4
                   L(0) Live; no next-use in this block
                        Dead
                   D
```

# "NEXT-USE" ALGORITHM

- Identify all variables used in this block.
- Use a table
  One entry for each variable
  For each variable, store...

Its current status LIVE or DEAD

If LIVE, its next-use in this block (0=not used again in this block)

 Start with the LIVEness info at the BOTTOM of the block.

- Work through the block in reverse order instruction-by-instruction
- Update the table, as we go upward.

A temporary data structure, used only for this algorithm (Implementation Idea: Add fields to "VarDecl" to hold this info)

# "NEXT-USE" ALGORITHM

#### INITIALIZE the table

Use results from LIVE-VARIABLE ANALYSIS, if available Else, set all variables to L(0) -- LIVE after this block

Go through the instructions in REVERSE order...

#### FOR each instruction DO

Let the instruction be:

Let "x" be the variable DEFINED, in any. Let "y1, y2, ..." be any USED variables.

5. 
$$t5 := t2 * t4$$
  
n.  $x := y_1 \oplus y_2$ 

Look up the current status of each variable  $(x, y_1, y_2, ...)$ Fill in the NEXT-USE info for this instruction.

```
Set the status of "x" to "D"

Set the status of "y<sub>1</sub>" to "L (n)"

Set the status of "y<sub>2</sub>" to "L (n)"
```

ENDFOR

NOTE: Could have the same variable being DEFINED and USED:

i := i + 1

Must set status of the DEFINED variable first;

Then set/change the status of the USED variables.

```
1: t1 := 4 * i
2: t2 := a[t1]
3: t3 := 4 * i
4: t4 := b[t3]
5: t5 := t2 * t4
6: t6 := prod + t5
7: prod := t6
8: t7 := i + 1
9: i := t7
10: if i <= 20 goto...
```

```
t1: D
t2: D
t3: D
t4: D
t5: D
t6: D
t7: D
a: L(0)
b: L(0)
prod: L(0)
i: L(0)
```

```
1: t1 := 4 * i
 2: t2 := a[t1]
 3: t3 := 4 * i
 4: t4 := b[t3]
 5: t5 := t2 * t4
 6: t6 := prod + t5
 7: prod := t6
 8: t7 := i + 1
 9: i := t7
10: if i <= 20 goto____i:L(0)
     t1:
                                    D
     t2:
     t3:
     t4: D
t5: D
                              t5:
     t6:
     t7:
                              t7: D
        D
     a: L(0)
                              a: L(0)
     b: L(0)
                              b: L(0)
     prod: L(0)
                              prod: L(0)
          L(0)
                                    L(10)
```

L(10)

```
1: t1 := 4 * i
2: t2 := a[t1]
3: t3 := 4 * i
4: t4 := b[t3]
5: t5 := t2 * t4
 6: t6 := prod + t5
7: prod := t6
8: t7 := i + 1
9: i := t7
                 10: if i <= 20 goto _____i:L(0)
   t1:
                               t1:
   t6: D
                               t7: L(9)
                               a: L(0)
   a: L(0)
                               b: L(0)
   b: L(0)
                               prod: L(0)
   prod: L(0)
```

```
t1: D
t2: D
t3: D
t4: D
t5: D
t6: D
t7: L(9)
a: L(0)
b: L(0)
prod: L(0)
i: D
```



```
t1: D
t2: D
t3: D
t4: D
t5: D
t6: D
t7: D
a: L(0)
b: L(0)
prod: L(0)
i: L(8)
```

```
1: t1 := 4 * i
 2: t2 := a[t1]
    t3 := 4 * i
 4: t4 := b[t3]
 5: t5 := t2 * t4
 6: t6 := prod + t5
 7: prod := t6
                       ----prod:L(0) t6:D
 8: t7 := i + 1
                         ----t7:L(9) i:D
 9: i := t7
                     ← i:L(10) t7:D
10: if i <= 20 goto____i:L(0)
   t1:
         D
                                  t1:
                                  t2: D
t3: D
t4: D
t5: D
   t2:
   t3:
   t4:
   t5:
                                  t6: L(7)
   t6:
   t7:
         D
       L(0)
                                  a: L(0)
         L(0)
                                        L(0)
   prod: L(0)
                                  prod: D
         L(8)
                                        L(8)
```

```
t1: D
t2: D
t3: D
t4: D
t5: D
t6: L(7)
t7: D
a: L(0)
b: L(0)
prod: D
i: L(8)
```



```
t1: D
t2: D
t3: D
t4: D
t5: L(6)
t6: D
t7: D
a: L(0)
b: L(0)
prod: L(6)
i: L(8)
```

```
t1: D
t2: D
t3: D
t4: D
t5: L(6)
t6: D
t7: D
a: L(0)
b: L(0)
prod: L(6)
i: L(8)
```



```
t1: D
t2: L(5)
t3: D
t4: L(5)
t5: D
t6: D
t7: D
a: L(0)
b: L(0)
prod: L(6)
i: L(8)
```

```
t1 := 4 * i
     t2 := a[t1]
 3:
     t3 := 4 * i
     t4 := b[t3]
                             -t4:L(5) b:L(0)
                                                  t3:D
     t5 := t2 * t4
                              -t5:L(6) t2:D
                                                   t4:D
 6:
     t6 := prod + t5←
                            -t6:L(7)
                                      prod:D
                                                   t5:D
 7:
     prod := t6
                            ---prod:L(0) t6:D
     t7 := i + 1
                            -t7:L(9) i:D
 9: i := t7
                              -i:L(10)
                                       t7:D
     if i \le 20 \text{ goto}_{\underbrace{\dots i: L(0)}}
10:
    t1:
          D
                                   t1:
                                         D
    t2:
          L(5)
                                   t2: L(5)
                                   t3: L(4)
    t3:
          D
    t4:
        L(5)
                                   t5: D
    t5:
    t6:
    t7:
          D
          L(0)
                                         L(0)
    a:
    b:
          L(0)
                                         L(4)
    prod: L(6)
                                   prod: L(6)
          L(8)
                                         L(8)
```

```
t1 := 4 * i
   t2 := a[t1]
 3:
    t3 := 4 * i
                       -t3:L(4) i:L(8)
   t4 := b[t3]
                        -t4:L(5) b:L(0)
                                         t3:D
 5: t5 := t2 * t4
                        -t5:L(6) t2:D t4:D
 6: t6 := prod + t5←
                         -t6:L(7) prod:D
                                         t5:D
7: prod := t6
                       --prod:L(0) t6:D
8: t7 := i + 1
                        -t7:L(9)
                                  i:D
9: i := t7
                       --i:L(10) t7:D
10: if i <= 20 goto____i:L(0)
```


```
t1:
      D
t2:
      L(5)
t3:
      L(4)
t4:
t5:
t6:
      D
t7:
      D
      L(0)
      L(4)
prod: L(6)
      L(8)
```



```
t1:
      D
t2:
      L(5)
t3:
      D
t4:
t5:
t6:
t7:
      D
      L(0)
a:
b:
      L(4)
prod: L(6)
      L(3)
```

```
t2 := a[t1]
                       — t2:L(5) a:L(0)
                                           t1:D
    t3 := 4 * i
                      ----t3:L(4) i:L(8)
    t4 := b[t3]
                      -----t4:L(5) b:L(0) t3:D
    t5 := t2 * t4
                      ---t5:L(6) t2:D
                                         t4:D
    t6 := prod + t5←
                         -t6:L(7) prod:D
                                          t5:D
 7: prod := t6
                      ——prod:L(0) t6:D
    t7 := i + 1
                       ----t7:L(9)
                                  i:D
 9: i := t7
                      ---i:L(10)
                                  t7:D
10: if i <= 20 goto____i:L(0)
```


```
t1: D
t2: L(5)
t3: D
t4: D
t5: D
t6: D
t7: D
a: L(0)
b: L(4)
prod: L(6)
i: L(3)
```



```
t1: L(2)
t2: D
t3: D
t4: D
t5: D
t6: D
t7: D
a: L(2)
b: L(4)
prod: L(6)
i: L(3)
```

```
—— t1:L(2)
                                   i:L(3)
    t2 := a[t1]
                      ---- t2:L(5) a:L(0)
                                           t1:D
 3:
    t3 := 4 * i
                         -t3:L(4) i:L(8)
4:
    t4 := b[t3]
                         -t4:L(5) b:L(0)
                                          t3:D
 5:
    t5 := t2 * t4
                       ----t5:L(6) t2:D
                                           t4:D
6:
    t6 := prod + t5
                         -t6:L(7) prod:D
                                           t5:D
7:
    prod := t6
                                   t6:D
                         -prod:L(0)
8: t7 := i + 1
                        — t7:L(9)
                                   i:D
9: i := t7
                         -i:L(10)
                                   t7:D
10: if i <= 20 goto____i:L(0)
```

```
t1: L(2)
t2: D
t3: D
t4: D
t5: D
t6: D
t7: D
a: L(2)
b: L(4)
prod: L(6)
i: L(3)
```



```
t1: D
t2: D
t3: D
t4: D
t5: D
t6: D
t7: D
a: L(2)
b: L(4)
prod: L(6)
i: L(1)
```

# WHY LIVE VARIABLE ANALYSIS?

```
x := y - 68;
```

- If the defined variable is DEAD after this statement...
   Eliminate the statement.
- If the defined variable is LIVE, but has no Next-Use in this block...
  No need to keep it in a register.
  Write back to memory immediately.
- If a used variable is DEAD...
   We can re-use its register.

```
Example:

<Assume y is in R4>

SUB 68,R4

MOV R4,x

Otherwise, use another register:

MOV R4,R5

SUB 68,R5

MOV R5,x
```

# CODE GENERATION ALGORITHM #2

- Generate code for each Basic Block in isolation.
- Assume that Next-Use info. is available (see previous algorithm).
- Go through the statements (in FORWARD order).
- Try to keep variables in registers...
   Leave as long as possible in register.
   Store back to memory only when necessary.
   Some variables may be left in registers for several instructions.
- At the end of the basic block, Move all LIVE variables back to memory.

### Data Structure:

From statement to statement, we need to remember...

For each variable:

Is it in a register? Which one?

For each register:

Which variable(s) does it contain, if any?

# CODE GENERATION ALGORITHM #2

IR Code	Code	e Gen. Alg. #1	Cod	e Gen. Alg. #2
t1 := 43 * a	LD MUL ST	a,R1 43,R1 R1,t1	MOT TD	a,R1 43,R1
t1 := t1 + 7	LD ADD ST	t1,R1 7,R1 R1,t1	ADD	7,R1
a := t1 * 4	LD MUL ST	t1,R1 4,R1 R1,a	ST MUL ST	R1,t1 4,R1 R1,a

Assuming to LIVE at the end of the block, we need to store it. If to DEAD, this instruction would be omitted!

# Data Needed During Code Generation

# **Register Descriptors**

For each register, which variables are currently stored in the register? Initially, all registers are marked EMPTY.

R0	a
R1	EMPTY
R2	x
R3	y,t1
••	:
•	•
R31	t2

### Variable Descriptors

For each variable, where is its value currently stored?

- Register(s)
- Memory
- Some combination

Initially, all variables will be marked in MEMORY.

a	R0
b	MEM
x	MEM,R2
У	R3
t1	R3
t2	R4,R31
t3	<nowhere></nowhere>
:	:
•	•

### IR Instructions: Target Code:

$$t1 := b + c$$

$$DEST := R0$$

### Register Descriptors

R0	empty
R1	empty
R2	empty
R3	empty
R4	empty
R5	empty

### Variable Descriptors

a	MEM
b	MEM
С	MEM
d	MEM
t1	-
t2	-
t3	_

### IR Instructions: Target Code:

t1 := b + c

LD b,R0

$$DEST := R0$$
 ADD c,R0

### Register Descriptors

R0	empty
R1	empty
R2	empty
R3	empty
R4	empty
R5	empty

### Variable Descriptors

a	MEM
b	MEM
С	MEM
d	MEM
t1	-
t2	-
t3	-

### IR Instructions: Target Code:

t1 := b + c

$$DEST := R0$$

ADD c,R0


### Register Descriptors

R0	t1
R1	empty
R2	empty
R3	empty
R4	empty
R5	empty

### Variable Descriptors

a	MEM
b	MEM
С	MEM
d	MEM
t1	R0
t2	-
t3	1

### IR Instructions: Target Code:



### Register Descriptors

R0	t1
R1	empty
R2	empty
R3	empty
R4	empty
R5	empty

# Variable Descriptors

a	MEM
b	MEM
С	MEM
d	MEM
t1	R0
t2	-
t3	_

# IR Instructions: Target Code: t1 := b + c LD b,R0 ADD c,R0 t2 := b \* d LD b,R1 MUL d,R1

### Register Descriptors

R0	t1
R1	empty
R2	empty
R3	empty
R4	empty
R5	empty

### Variable Descriptors

a	MEM
b	MEM
С	MEM
d	MEM
t1	R0
t2	1
t3	_

### 

### Register Descriptors

R0	t1
R1	t2
R2	empty
R3	empty
R4	empty
R5	empty

### Variable Descriptors

a	MEM
b	MEM
С	MEM
d	MEM
t1	R0
t2	R1
t3	_

### IR Instructions: Target Code:

$$t3 := t1 * t2$$

$$DEST := R0$$

### Register Descriptors

R0	t1
R1	t2
R2	empty
R3	empty
R4	empty
R5	empty

# Variable Descriptors

a	MEM
b	MEM
С	MEM
d	MEM
t1	R0
t2	R1
t3	1

### 

### Register Descriptors

R0	t1
R1	t2
R2	empty
R3	empty
R4	empty
R5	empty

### Variable Descriptors

a	MEM
b	MEM
С	MEM
d	MEM
t1	R0
t2	R1
t3	-

# IR Instructions: Target Code:

t1 := b + c

$$DEST := R0$$

ADD c,R0

t2 := b \* d

$$DEST := RI$$

MUL d,R1

$$t3 := t1 * t2$$

$$DEST := R0$$
 MUL R1, R0

### Register Descriptors

R0	t3
R1	t2
R2	empty
R3	empty
R4	empty
R5	empty

### Variable Descriptors

a	MEM
b	MEM
С	MEM
d	MEM
t1	ı
t2	R1
t3	R0

### IR Instructions: Target Code:

$$DEST := R0$$

t1 := b + c

LD b,R0 ADD c,R0

$$t2 := b * d$$

$$DEST := RI$$

LD b,R1 MUL d,R1

### $\widehat{DEST} := R0$

MUL R1,R0

$$a := t3 - t2$$

$$DEST := R0$$

### Register Descriptors

R0	t3
R1	t2
R2	empty
R3	empty
R4	empty
R5	empty

### Variable Descriptors

a	MEM
b	MEM
С	MEM
d	MEM
t1	ı
t2	R1
t3	R0

### Target Code: IR Instructions: t1 := b + c $_{\rm LD}$ b,R0 DEST := R0ADD c,R0 t2 := b \* d b,R1 LD $\overrightarrow{DEST} := \overrightarrow{RI}$ MUL d,R1 t3 := t1 \* t2DEST := R0MUL R1,R0 $a_{:}= t3 - t2$ SUB R1,R0 $\overline{DEST} := R0$

### Register Descriptors

R0	t3
R1	t2
R2	empty
R3	empty
R4	empty
R5	empty

### Variable Descriptors

a	MEM
b	MEM
С	MEM
d	MEM
t1	1
t2	R1
t3	R0

### IR Instructions: Target Code: t1 := b + cLDb,R0 $\overrightarrow{DEST} := \overrightarrow{R0}$ ADD c,R0 t2 := b \* d b,R1 LD $\overrightarrow{DEST} := \overrightarrow{RI}$ MUL d,R1 t3 := t1 \* t2DEST := R0MUL R1,R0 $a_{:}= t3 - t2$ SUB R1,R0 $\overrightarrow{DEST} := \overrightarrow{R0}$

### Register Descriptors

R0	a
R1	t2
R2	empty
R3	empty
R4	empty
R5	empty

### Variable Descriptors

a	R0
b	MEM
С	MEM
d	MEM
t1	ı
t2	R1
t3	-

### IR Instructions: Target Code: t1 := b + cLDb,R0 $\overrightarrow{DEST} := \overrightarrow{R0}$ ADD c,R0 t2 := b \* d b,R1 LD $\overrightarrow{DEST} := \overrightarrow{RI}$ MUL d,R1 t3 := t1 \* t2DEST := R0MUL R1,R0 $a_{:}= t3 - t2$ SUB R1,R0 $\overline{DEST} := R0$


<End of block>

### Register Descriptors

R0	a
R1	t2
R2	empty
R3	empty
R4	empty
R5	empty

### Variable Descriptors

a	R0	
b	MEM	Assume LIVE;
С	MEM	need to save
d	MEM	ر
t1	-	Assuma DEAD
t2	R1	Assume DEAD after block
t3	-	J



### Register Descriptors

R0	a
R1	t2
R2	empty
R3	empty
R4	empty
R5	empty

### Variable Descriptors

a	R0	]
b	MEM	Assume LIVE;
С	MEM	need to save
d	MEM	ر
t1	ı	A DEAD
t2	R1	Assume DEAD after block
t3	-	

# ANY QUESTION?