

**Micro programmed sequencer for a control memory*****Microprogram sequencer:***

- ☐ The basic components of a microprogrammed control unit are the control memory and the circuits that select the next address.
- ☐ The address selection part is called a microprogram sequencer.
- ☐ A microprogram sequencer can be constructed with digital functions to suit a particular application.
- ☐ To guarantee a wide range of acceptability, an integrated circuit sequencer must provide an internal organization that can be adapted to a wide range of applications.
- ☐ The purpose of a microprogram sequencer is to present an address to the control memory so that a microinstruction may be read and executed.
- ☐ Commercial sequencers include within the unit an internal register stack used for temporary storage of addresses during microprogram looping and subroutine calls.
- ☐ Some sequencers provide an output register which can function as the address register for the control memory.
- ☐ The block diagram of the microprogram sequencer is shown in figure 4.6.
- ☐ There are two multiplexers in the circuit.
- ☐ The first multiplexer selects an address from one of four sources and routes it into a control address register CAR.
- ☐ The second multiplexer tests the value of a selected status bit and the result of the test is applied to an input logic circuit.
- ☐ The output from CAR provides the address for the control memory.
- ☐ The content of CAR is incremented and applied to one of the multiplexer inputs and to the subroutine registers SBR.
- ☐ The other three inputs to multiplexer 1 come from the address field of the present microinstruction, from the output of SBR, and from an external source that maps the instruction.
- ☐ Although the figure 4.6 shows a single subroutine register, a typical sequencer will have a register stack about four to eight levels deep. In this way, a number of subroutines can be active at the same time.
- ☐ The CD (condition) field of the microinstruction selects one of the status bits in the second multiplexer.
- ☐ If the bit selected is equal to 1, the T (test) variable is equal to 1; otherwise, it is equal to 0.
- ☐ The T value together with the two bits from the BR (branch) field goes to an input logic circuit.
- ☐ The input logic in a particular sequencer will determine the type of operations that are available in the unit.



**Table 4.4: Input Logic Truth Table for Microprogram Sequencer**

Microprogrammed Control

**Boolean Function:**

$$S0 = I0$$

$$S1 = I0I1 + I0'T$$


$$L = I0'I1T$$

- ☐ Typical sequencer operations are: increment, branch or jump, call and return from subroutine, load an external address, push or pop the stack, and other address sequencing operations.
- ☐ With three inputs, the sequencer can provide up to eight address sequencing operations.
- ☐ Some commercial sequencers have three or four inputs in addition to the T input and thus provide a wider range of operations.

**Central Processing Unit**

**General Register Organization :**

The Central Processing Unit (CPU) is called the brain of the computer that performs data-processing operations. Figure 3.1 shows the three major parts of CPU.



Intermediate data is stored in the register set during the execution of the instructions. The microoperations required for executing the instructions are performed by the arithmetic logic unit whereas the control unit takes care of transfer of information among the registers and guides the ALU. The control unit services the transfer of information among the registers and instructs the ALU about which operation is to be performed. The computer instruction set is meant for providing the specifications for the design of the CPU. The design of the CPU largely, involves choosing the hardware for implementing the machine instructions.

The need for memory locations arises for storing pointers, counters, return address, temporary results and partial products. Memory access consumes the most of the time off an operation in a computer. It is more convenient and more efficient to store these intermediate values in processor registers.