

# Rishigesh J Jayananth

rjayanan@ucsd.edu | (916) 932- 6936|

Education	<p><b>University of California, San Diego</b> San Diego, CA BS/MS - June 2025 Master of Science in Data Science and Machine Learning 2025 Bachelor of Science in Computer Engineering 2024 Mathematics Minor GPA: 3.5/4.0</p> <p><b>Mira Loma High School</b> Sacramento, CA June 2020 High School Diploma IB Diploma Weighted GPA: 4.6 Valedictorian Medal</p>
Coursework	<ul style="list-style-type: none"><li>• Artificial Intelligence: Search and Reasoning +Statistical Learning I (Generative Learning)</li><li>• Introduction to Machine Learning + Linear Algebra + Prob &amp; Stats for Data Science</li><li>• VLSI for Machine Learning + GPU Programming</li><li>• Optimization and Acceleration of Deep Learning on Various Hardware Platforms</li><li>• Introduction to Stochastic Process + Introduction to Computational Stochastics + Random Process</li><li>• Advanced Digital Design + Components and Design Techniques for Digital Systems</li><li>• Operating Systems + Computer Architecture</li><li>• Computer Organization and Systems Programming + Digital Systems Lab</li><li>• Advanced Data Structures + Design and Analysis of Algorithms</li><li>• Software Engineering + Software Labs and Techniques</li></ul>
Skills	<p><b>Programming Languages:</b> Python, Javascript, HTML/CSS, Java , C++,C, ARM, Cudas <b>Software and Tools:</b> VS Code, Git/Bitbucket, Valgrind, GDB/JDB, VIM, Virtual Env, Linux, WSL, X2Go, Putty, Docker, Kubernetes <b>Operating Systems:</b> Microsoft Windows OS, Unix/Linux <b>Hardware Skills:</b> Oscillator, Power Generator, Circuit Analysis, SystemVerilog, RLT Design, GPU, Parallel Programming <b>Other Technologies/Tools:</b> Confluence, MS teams, Jira</p>
Experience	<p><b>Hewlett Packard Enterprise (Aruba Networks)</b> - System Validation Engineer Intern June 2022- Dec 2022</p> <ul style="list-style-type: none"><li>• Developed a GUI for an Aruba Product(VC Sim) that simulates switches and access points - Python<ul style="list-style-type: none"><li>◦ Programming Techniques/Libraries used: Tkinter, NCurses, Rest API, OAuth, Yaml Files</li><li>◦ Backend Technologies/Libraries used: Multithreading, Gevent, Monkey Patch, OS module</li><li>◦ Other Technologies Used: Confluence, MS Teams, Jira, k8</li></ul></li><li>• System Testing Automation - Python<ul style="list-style-type: none"><li>◦ Executed manual testing before building automation for various system test cases to ensure each step of the automated test was understood</li><li>◦ Completed automated test cases would get added to a Test Suite and run weekly</li><li>◦ Programming Techniques/Libraries used: Selenium, Pytest, Rest API</li></ul></li></ul> <p><b>Solecta</b> - IT Tech Intern July 2023- September 2023</p> <ul style="list-style-type: none"><li>• Push features in Production Database to help automate processes used in operation pipeline in manufacturing products</li><li>• Validate new features in Production Database used in Operation and Operation Management</li><li>• Collaborated with IT team and Operations team to build this solution used in the production database<ul style="list-style-type: none"><li>◦ Softwares used: SQL, MS Access, MS Excel, VBA, Power BI</li></ul></li></ul>
Projects	<p><b>Frugal</b> - A Simple Budgeting App - Front End Lead</p> <ul style="list-style-type: none"><li>• An app built natively with Html/CSS + Javascript using local Storage to help users budget their finances</li><li>• Managed and facilitated the front end team which consisted of two front end developers and graphic designer</li><li>• Developed the front end for the login page and home page</li><li>• Built the backend functionality of filtering and searching expenses</li><li>• Helped build the local Storage for storing expenses</li><li>• Tested and built a new pipeline for html validation through Github Actions</li><li>• Helped testing team write E2E test cases to test home page,login page, and create account page functionality</li><li>• Documented meeting minutes and kept a list of ongoing tasks to keep accountability of self and teammates</li></ul> <p><b>NN hardware on FPGA</b> - Ongoing</p> <ul style="list-style-type: none"><li>• Wrote Python Script to generate weights and bias txt for hardware to use as ROM</li><li>• Built necessary hardware components in System Verilog to be synthesize to perform inference with the given weights and biases for each layer in Neural Network Model</li><li>• WIP: Write testbench on top level module where hardware is synthesizes for verification by matching predicted output on hardware with the predicted output on software</li></ul> <p><b>Scalable Designs of CNN on 2D Systolic Array with Pruning and Compression</b></p> <ul style="list-style-type: none"><li>• Software- Implemented VGG model and changed model architecture on layer 27 to input channel and output channel to 8 so hardware can later replicate</li><li>• Used 2D Systolic Architecture to have 64 Processing Elements to handle 8 input channels and 8 output channels</li><li>• Extension 1: Scalability - By adding multichannel PE and multicore, hardware can handle various amounts of input channels and output channels, being able to scale model on a specific layer horizontally and vertically</li><li>• Extension 2: Power Efficient - By adding structured pruning and Huffman compression, our hardware was able to utilize less power for computation with a small drawback of lower accuracy - by adding a hardware component of mac gating, we can save power on consumption with weights of 0</li></ul>

