- (2.5) Calculations are to be performed to a percision of 0.001%. How many bits does this require?
- (2.13) Perofrm the following calculations in the stated bases.
 - $\begin{array}{c} (a) \ 00110111_2 + 01011011_2 \\ 10001000_2 \end{array}$
 - $\begin{array}{c} (b)\ 001111111_2 + 01001001_2 \\ 10001000_2 \end{array}$
 - (c) $00120121_{16} + 0A015031_{16}$ $0A135152_{16}$
 - (d) $00ABCD1F_{16} + 0F00800F_{16}$ $0FAC4D2E_{16}$
- (2.14) What is artihmetic overflow? When does it occur and how can it be detected?

When the sign bit is the opposite of what is expected. Accounting: reverse sign or change data formats.

(2.16) Convert 1234.125 to 32-bit IEEE floating-point format.

0100010010011010010010000000000000

- (2.17) What is the decimal equivalent of the 32-bit IEEE floating-point value CC4C0000? -53477376
- (2.22) What is the diefference between a truncation error and a rounding error?

Truncation error will always be lower than the expected value and less percise since the trailing bits are ignored. Rounding error will tend to be mor percise since the trailing bits are considered, and the resulting value will be lower or greater based upon the chosen algorithm.

(2.40) Draw the truth table for the figure P2.40 and explain what it does.

This logic implents the same outputs as an XOR gate.

Α	В	Р	Q	R	С
0	0	1	1	1	0
0	1	1	1	0	1
1	0	1	0	1	1
1	1	0	1	1	1

(2.45) Is it possible to have *n*-input AND, OR, and NOR gates where n > 2? Explain your answer with a truth table.

Yes it is.

EX: A and B go to a XOR, the output (X) and C go to an XOR. Output is Y.

A	В	С	X	Y
0	0	0	0	0
0	0	1	0	1
0	1	0	1	1
0	1	1	1	0
1	0	0	1	1
1	0	1	1	0
1	1	0	0	0
1	1	1	0	1