Chapter 9 Homework Questions

(9.2) Why do computers use cache memory?

To increase performance.

(9.3) What is the meaning of the following terms

Temporal Locality - addresses that are accessed over and over again within a short time span. **Spacial Locality** - addresses that are clustered within the same region of memory.

(9.4) From first principles, derive an expression for the speedup ratio of a memory system with cache (assume the hit ratio is h and the ratio of the main storage access time to cache access time is k, where k < 1). Assume that the system is an ideal system and that you dont have to worry about the effect of clock cycle times.

$$1/(h*k + (1-h)) = 1/(1-h(1-k))$$

(9.5) For the following ideal systems, calculate the speedup ratio S. In each case, t_c is the access time of the cache memory, t_m is the access time of the main store, and h is the hit ratio.

$$t_m = 70 \text{ns}, t_c = 7 \text{ns}, h = 0.9 \text{ S} = 5.3$$

$$t_m = 60 \text{ns}, t_c = 3 \text{ns}, h = 0.8 \text{ S} = 6.9$$

$$t_m = 60 \text{ns}, t_c = 3 \text{ns}, h = 0.8 \text{ S} = 4.2$$

$$t_m = 60 \text{ns}, t_c = 3 \text{ns}, h = 0.97 \text{ S} = 7.2$$

(9.6) For the following ideal systems, calculate the hit ratio h required to achieve the stated speedup ratio S.

$$t_m = 60 \text{ns}, t_c = 3 \text{ns}, S = 1.1 \text{ h} = 0.09$$

$$t_m = 60 \text{ns}, t_c = 3 \text{ns}, S = 2.0 \text{ h} = 0.52$$

$$t_m = 60 \text{ns}, t_c = 3 \text{ns}, S = 5.0 \text{ h} = 0.84$$

$$t_m = 60 \text{ns}, t_c = 3 \text{ns}, S = 15.0 \text{ h} = 0.98$$

(9.8) Calculate the maximum speed-up ratio you could expect to see as h approaches 100%.

$$t_{cyc} = 20$$
ns, $t_m = 75$ ns, $t_c = 15$ ns, $K = 1/5$, Speedup = 5

$$t_{cyc} = 20 \text{ns}, t_m = 75 \text{ns}, t_c = 25 \text{ns}, K = 1/3, \text{Speedup} = 3$$

$$t_{cuc} = 10 \text{ns}, t_m = 75 \text{ns}, t_c = 15 \text{ns}, K = 1/5, \text{Speedup} = 5$$

(9.11) In a direct mapped cache memory system, what is the meaning of the following terms: Word, Line, Set.

Word: 16-bit or 32-bit, Line: made up of individual words, Set: Units of lines.

- (9.12) How is data in main store mapped on to each of the following?
- (9.17) What is cache coherency?

Implies that data in the various cache and memories is not stale and up-to-date.

- (9.22) Why is it harder to design a data cache than an instruction cache? Because contents of memory cache are not modified.
- (9.23) When a CPU writes to the cache, both the item in the cache and the corresponding item in the memory must be updated. If data is not in the cache, it must be fetched from memory and loaded in the cache. If t1 is the time taken to reload the cache on a miss, show that the effective average access time of the memory system is given by tave = $ht_c + (1 h)t_m = (1 h)t_1$.
- (9.26) A system has a level 1 cache and a level 2 cache. The hit rate of the level 1 cache is 90%, and the hit rate of the level 2 cache is 80%. An access to level 1 cache requires one cycle, an access to level 2 cache requires four cycles, and an access to main memory requires 50 cycles. What is the average access time?
- (9.28) In the context of multilevel caches, what is the difference between a local miss rate and a global miss rate?
- (9.35) **35** A 64-bit processor has a 8-MB, four-way set-associative cache with **32**-byte lines. How is the address arranged in terms of set, line, and offset bits?
- (9.41) What are the fundamental differences between cache memory (as found in a CPU) and cache memory found in a hard disk drive?
- (9.42) What are the differences between write-back and write-through caches, and what are the implications for system performances?
- (9.43) A computer with a 32-bit address architecture has a memory management system with single-level 4 KB page tables, How much memory space must be devoted to the page tables?
- (9.45) A computer runs an instruction set with the with characteristics in a table. What is the average number of cycles per instruction?
- (9.46) Consider the following code that accesses three values in memory scalar integers x and s, and an integer vector y[i]. What is the memory latency in clock cycles for a trip round the loop (after the first iteration)? Assume that the array is not cached and each new access to the array results in a miss. The system has both L1 and L2 caches. The access time of the L1 cache is two cycles, the access time of the L2 cache is 6 cycles and main memory has an access time of 50 cycles. In this case all memory and cache memory accesses take place in parallel.
- (9.57) A computer with a 24-bit address bus has a main memory of size 16 MB and a cache size of 64 KB. The wordlength is two bytes. A. What is the address format for a direct-mapped cache with a line size of 32 words? B. What is the address format for a fully associative cache with a line size of 32 words? C.What is the address format for a four-way set-associative cache with a line size of 16 words?