# Asynchronous FIFO report

## EEN202122 - Rahul Joshi

## Task not applicable in genus for FIFO

- Generated clock definition
- Virtual clock
- Half cycle path
- Multicycle path
- Disable timing arcs
- Case analysis

### Task done

- Create clock definition
- Input delay
- Output delay
- Max delay
- Min delay
- Max transition
- Max capacitance
- Clock latency
- Clock uncertainty
- False path

#### SDC file

```
fifo.sdc
   Open -
                                                                                             Save
                                                                                                         ≣
                 ×
                                              ~/PD/Async Fifo/synthesis
set_units -capacitance 1000.0fF
set units -time 1.0ns
create_clock -name "rclk" -period 100.0 -waveform {0.0 50.0} [get_ports rclk] create_clock -name "wclk" -period 50.0 -waveform {0.0 25.0} [get_ports wclk]
set_clock_uncertainty -from [get_clocks {wclk}] -to [get_clocks {rclk}] 0.75
set_clock_latency -source 1.0 [get_clocks {wclk}]
set_clock_latency -source 1.0 [get_clocks {rclk}]
set_false_path -from [get_clocks {rclk}] -to [get_clocks {wclk}] set_false_path -from [get_clocks {wclk}] -to [get_clocks {rclk}]
set_max_delay 10 -from [get_clocks {wclk}] -to [get_clocks {rclk}]
set_min_delay 5 -from [get_clocks {wclk}] -to [get_clocks {rclk}]
set_input_delay -clock wclk -max 0.5 [get_ports {winc wrst_n wdata[7] wdata[6]
wdata[5] wdata[4] wdata[3] wdata[2] wdata[1] wdata[0]}]
set_input_delay -clock rclk -max 0.5 [get_ports {rinc rrst_n}]
set_output_delay -clock wclk -max 1 [get_ports {wfull}]
set_output_delay -clock rclk -max 1 [get_ports {rempty rdata[7] rdata[6] rdata
[5] rdata[4] rdata[3] rdata[2] rdata[1] rdata[0]}]
set_max_transition 0.2 [get_ports {winc wrst_n rinc rrst_n wfull rempty rdata
[7] rdata[6] rdata[5] rdata[4] rdata[3] rdata[2] rdata[1] rdata[0] wdata[7]
wdata[6] wdata[5] wdata[4] wdata[3] wdata[2] wdata[1] wdata[0]}]
set max capacitance 1 [all outputs]
set_wire_load_mode "top"
                                  Plain Text ▼ Tab Width: 8 ▼
                                                                              Ln 16, Col 129
                                                                                                              INS
```

#### TCL file

```
fifo.tcl
   Open -
                   Save
                                                                                                                                                                                              =
                                                                                                                                                                                                       ×
                                                                                                         /synthesis
                                                                                        ~/PD/A
set search_path "/afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs"
set_attribute lib_search_path "/afs/iitd.ac.in/service/tools/public/asiclib/umcoa/L65/libraries/UMC65LLSC/synopsys/ccs/"
set_attribute hdl_search_path "./rtl/"
set_attribute library "uk65lscllmvbbr_100c25_tc_ccs.lib"
read_hdl {fifo1.v fifomem.v rptr_empty.v sync_r2w.v sync_w2r.v wptr_full.v}
elaborate fifol
check_design -unresolved
read_sdc ./synthesis/fifo.sdc
synthesize -to_mapped -effort medium
write_hdl > ./typical/fifo_netlist.v
write_sdc > ./typical/fifo_sdc.sdc
write_sdf -timescale ns -nonegchecks -recrem split -edges check_edge -setuphold split > delays.sdf
                                                                                                                        Tcl → Tab Width: 8 →
                                                                                                                                                                Ln 13, Col 98
                                                                                                                                                                                                   INS
```

```
Terminal

Check Design Report (c)

Unresolved References & Empty Modules

No unresolved references in design 'fifol'

Done Checking the design.
Statistics for commands executed by read_sdc:
"all_outputs" - successful 1, failed 0 (runtime 0.00)
"get_clocks" - successful 2, failed 0 (runtime 0.00)
"get_clocks" - successful 12, failed 0 (runtime 0.00)
"get_clocks" - successful 7, failed 0 (runtime 0.00)
"get_clock latency" - successful 7, failed 0 (runtime 0.00)
"set_clock latency" - successful 1, failed 0 (runtime 0.00)
"set_clock_uncertainty" - successful 1, failed 0 (runtime 0.00)
"set_false_path" - successful 2, failed 0 (runtime 0.00)
"set_max_capacitance" - successful 2, failed 0 (runtime 0.00)
"set_max_transition" - successful 1, failed 0 (runtime 0.00)
"set_max_transition" - successful 1, failed 0 (runtime 0.00)
"set_max_transition" - successful 1, failed 0 (runtime 0.00)
"set_max_transition" - successful 2, failed 0 (runtime 0.00)
"set_min_delay" - successful 1, failed 0 (runtime 0.00)
"set_units" - successful 2, failed 0 (runtime 0.00)
"set_units" - successful 1, failed 0 (runtime 0.00)
"set_units" - successful 2, failed 0 (runtime 0.00)
"set_units" - successful 1, failed 0 (runtime 0.00)
"set_units" - successful 2, failed 0 (runtime 0.00)
```

# check\_design

No LEF file read in.	
Check Design Report (c)	
Summary	
*******	
Name	Total
Unresolved References	Θ
Empty Modules	Θ
Unloaded Port(s)	Θ
Unloaded Sequential Pin(s)	Θ
Unloaded Combinational Pin(s)	Θ
Assigns	Θ
Undriven Port(s)	θ
Undriven Leaf Pin(s)	θ
Undriven hierarchical pin(s)	0
Multidriven Port(s)	θI
Multidriven Leaf Pin(s)	0 1
Multidriven hierarchical Pin(s)	0
Multidriven unloaded net(s) Constant Port(s)	0
Constant Leaf Pin(s)	0
Constant hierarchical Pin(s)	θ
Preserved leaf instance(s)	0
Preserved hierarchical instance(s)	9
Feedthrough Modules(s)	ĕ
Libcells with no LEF cell	Θ
Physical (LEF) cells with no libcell	Θ
Subdesigns with long module name	Θ
Physical only instance(s)	Θ
Logical only instance(s)	339

### report timing

legacy\_genus:/> report timing

Warning : Timing problems have been detected in this design. [TIM-11]

: The design is 'fifol'.

: Use 'check\_timing\_intent' or 'report timing -lint' to report more information.

Generated by:
Genus(TM) Synthesis Solution 19.12-s121\_1
Generated on:
Feb 01 2022 08:20:45 pm
fifo1
Technology library:
Uperating conditions:
Wispland mode:
Uk65lscllmvbbr\_100c25\_tc (balanced\_tree)

Wireload mode: top
Area mode: timing library \_\_\_\_\_

Pin	Туре	Fanout			Delay (ps)	Arrival (ps)	
(clock wclk)	launch			I		0	R
	latency				+1000	1000	R
(fifo.sdc_line_13)	ext delay				+500	1500	
winc	in port	5	6.1	Θ	+0	1500	R
wptr_full/winc							
g154/B					+0	1500	
g154/Z	ND2B1M2R	3	2.8	54	+36	1536	F
g153/NA					+0	1536	
g153/Z	ND2B1M2R	3	2.8	57	+97	1632	F
g151/NA					+0	1632	
g151/Z	ND2B1M2R	3	2.8	57	+98	1730	F
g149/NA					+0	1730	
g149/Z	ND2B1M2R	3	2.8	57	+98	1828	F
g145/NA					+0	1828	
g145/Z	ND2B1M2R	2	2.0	49	+92	1920	F
g140/B1					+0	1920	
g140/Z	MOAI22M2RA	3	4.8	89	+137	2057	F
g138/A					+0	2057	
g138/Z	XOR2M2RA	3	3.8	48	+106	2164	F
g175/A					+0	2164	
g175/Z	CKND2M2R	1	1.2	30	+37	2201	R
g165/B					+Θ	2201	
g165/Z	OAI211M2R	1	1.2	56	+47	2248	F
g164/D					+0	2248	
g164/Z	NR4M1R	1	1.3	119	+84	2332	R
wfull_reg/D <<	< DFQRM2RA				+0	2332	
wfull_reg/CK	setup			0	+58	2391	R
(clock wclk)	capture					50000	R
	latency				+1000	51000	R

Cost Group : 'wclk' (path\_group 'wclk')

Timing slack: 48609ps Start-point: winc End-point: wptr\_full/wfull\_reg/D

### report design\_rules

legacy genus:/> report design rules ------Genus(TM) Synthesis Solution 19.12-s121\_1 Feb 01 2022 08:22:21 pm Generated by: Generated on: Module: fifol Technology library: uk65lscllmvbbr\_100c25\_tc
Operating conditions: uk65lscllmvbbr\_100c25\_tc (balanced\_tree) Wireload mode: top Area mode: timing library Max transition design rule: no violations. I Max capacitance design rule: no violations. Max fanout design rule: no constraints.

**Note:** Generated files from genus are provided in the below github link

https://github.com/rjoshi30/Assign1\_EEN212022.git