

Complete 8086 instruction set

Quick reference:

AAA	CMPSB	JAE	JNBE	JPO	MOV	RCR	SCASB
AAD	CMPSW	JB	JNC	JS	MOVSB	REP	SCASW
AAM	CWD	JBE	JNE	JZ	MOVSW	REPE	SHL
AAS	DAA	JBE	JNE	JZ	MUL	REPNE	SHR
ADC	DAS	JC	JNG	LAHF	NEG	REPNE	STC
ADC	DEC	JCXZ	JNGE	LDS	NOP	REPZ	STD
ADD	DIV	JE	JNL	LEA	NOT	REPZ	STI
AND	HLT	JG	JNLE	LES	OR	RET	STOSB
CALL	IDIV	JGE	JNO	LODSB	OUT	RETF	STOSW
CBW	IMUL	JL	JNP	LODSW	POP	ROL	SUB
CLC	IN	JLE	JNS	LOOP	POPA	ROR	TEST
CLD	INC	JMP	JNZ	LOOPE	POPF	SAHF	XCHG
CLI	INT	JNA	JO	LOOPNE	PUSH	SAL	XLATB
CMC	INTO	JNAE	JP	LOOPNZ	PUSHA	SAR	XOR
CMP	IRET	JNB	JPE	LOOPZ	PUSHF	SBB	
	JA				RCL		

Operand types:

REG: AX, BX, CX, DX, AH, AL, BL, BH, CH, CL, DH, DL, DI, SI, BP, SP.

SREG: DS, ES, SS, and only as second operand: CS.

memory: [BX], [BX+SI+7], variable, etc...(see [Memory Access](#)).

immediate: 5, -24, 3Fh, 10001101b, etc...

Notes:

- When two operands are required for an instruction they are separated by comma. For example:

REG, memory

- When there are two operands, both operands must have the same size (except shift and rotate instructions). For example:

AL, DL
 DX, AX
 m1 DB ?
 AL, m1
 m2 DW ?

AX, m2

- Some instructions allow several operand combinations. For example:

memory, immediate
REG, immediate

memory, REG
REG, SREG

- Some examples contain macros, so it is advisable to use **Shift + F8** hot key to *Step Over* (to make macro code execute at maximum speed set **step delay** to zero), otherwise emulator will step through each instruction of a macro. Here is an example that uses PRINTN macro:

```
include 'emu8086.inc'  
ORG 100h  
MOV AL, 1  
MOV BL, 2  
PRINTN 'Hello World!' ; macro.  
MOV CL, 3  
PRINTN 'Welcome!' ; macro.  
RET
```

These marks are used to show the state of the flags:

- 1** - instruction sets this flag to **1**.
- 0** - instruction sets this flag to **0**.
- r** - flag value depends on result of the instruction.
- ?** - flag value is undefined (maybe **1** or **0**).

Some instructions generate exactly the same machine code, so disassembler may have a problem decoding to your original code. This is especially important for Conditional Jump instructions (see "[Program Flow Control](#)" in Tutorials for more information).

Instructions in alphabetical order:

Instruction	Operands	Description
AAA	No operands	ASCII Adjust after Addition.

Corrects result in AH and AL after addition when working with BCD values.

It works according to the following Algorithm:

if low nibble of AL > 9 or AF = 1 then:

- $AL = AL + 6$
- $AH = AH + 1$
- $AF = 1$
- $CF = 1$

else

- $AF = 0$
- $CF = 0$

in both cases:
clear the high nibble of AL.

Example:

```
MOV AX, 15 ; AH = 00, AL = 0Fh
AAA        ; AH = 01, AL = 05
RET
```

C	Z	S	O	P	A
r	?	?	?	?	r



AAD

No operands

ASCII Adjust before Division.
Prepares two BCD values for division.

Algorithm:

- $AL = (AH * 10) + AL$
- $AH = 0$

Example:

```
MOV AX, 0105h ; AH = 01, AL = 05
AAD           ; AH = 00, AL = 0Fh (15)
RET
```

C	Z	S	O	P	A
?	r	r	?	r	?



AAM

No operands

ASCII Adjust after Multiplication.
Corrects the result of multiplication of two BCD values.

Algorithm:

- $AH = AL / 10$
- $AL = \text{remainder}$

Example:

```
MOV AL, 15 ; AL = 0Fh
AAM       ; AH = 01, AL = 05
RET
```

C	Z	S	O	P	A
?	r	r	?	r	?



AAS

No operands

ASCII Adjust after Subtraction.
Corrects result in AH and AL after subtraction when working with BCD values.

Algorithm:

if low nibble of $AL > 9$ or $AF = 1$ then:

- $AL = AL - 6$
- $AH = AH - 1$
- $AF = 1$
- $CF = 1$

else

- $AF = 0$
- $CF = 0$

in both cases:
clear the high nibble of AL.

Example:

```
MOV AX, 02FFh ; AH = 02, AL = 0FFh
AAS          ; AH = 01, AL = 09
RET
```

C	Z	S	O	P	A
r	?	?	?	?	r








ADC









REG, memory
memory, REG
REG, REG
memory, immediate
REG, immediate



Add with Carry.

Algorithm:

		<div>operand1 = operand1 + operand2 + CF</div> <div>Example:</div> <div>STC ; set CF = 1</div> <div>MOV AL, 5 ; AL = 5</div> <div>ADC AL, 1 ; AL = 7</div> <div>RET</div> <div><table><tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr><tr><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td></tr></table></div> <div></div>	C	Z	S	O	P	A	r	r	r	r	r	r
C	Z	S	O	P	A									
r	r	r	r	r	r									
ADD	<div>REG, memory</div> <div>memory, REG</div> <div>REG, REG</div> <div>memory, immediate</div> <div>REG, immediate</div>	<div>Add.</div> <div>Algorithm:</div> <div>operand1 = operand1 + operand2</div> <div>Example:</div> <div>MOV AL, 5 ; AL = 5</div> <div>ADD AL, -3 ; AL = 2</div> <div>RET</div> <div><table><tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr><tr><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td></tr></table></div> <div></div>	C	Z	S	O	P	A	r	r	r	r	r	r
C	Z	S	O	P	A									
r	r	r	r	r	r									
AND	<div>REG, memory</div> <div>memory, REG</div> <div>REG, REG</div> <div>memory, immediate</div> <div>REG, immediate</div>	<div>Logical AND between all bits of two operands. Result is stored in operand1.</div> <div>These rules apply:</div> <div>1 AND 1 = 1</div> <div>1 AND 0 = 0</div> <div>0 AND 1 = 0</div> <div>0 AND 0 = 0</div> <div>Example:</div> <div>MOV AL, 'a' ; AL = 01100001b</div> <div>AND AL, 11011111b ; AL = 01000001b ('A')</div> <div>RET</div> <div><table><tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td></tr><tr><td>0</td><td>r</td><td>r</td><td>0</td><td>r</td></tr></table></div> <div></div>	C	Z	S	O	P	0	r	r	0	r		
C	Z	S	O	P										
0	r	r	0	r										
CALL	procedure name	Transfers control to procedure, return												

	label 4-byte address	<p>address is (IP) is pushed to stack. <i>4-byte address</i> may be entered in this form: 1234h:5678h, first value is a segment second value is an offset (this is a far call, so CS is also pushed to stack).</p> <p>Example:</p> <p>ORG 100h ; for COM file.</p> <p>CALL p1</p> <p>ADD AX, 1</p> <p>RET ; return to OS.</p> <p>p1 PROC ; procedure declaration. MOV AX, 1234h RET ; return to caller. p1 ENDP</p> <div> <div>CZSOPA</div> <div>unchanged</div> </div> 
CBW	No operands	<p>Convert byte into word.</p> <p>Algorithm:</p> <p>if high bit of AL = 1 then:</p> <ul style="list-style-type: none"> AH = 255 (0FFh) <p>else</p> <ul style="list-style-type: none"> AH = 0 <p>Example:</p> <p>MOV AX, 0 ; AH = 0, AL = 0 MOV AL, -5 ; AX = 000FBh (251) CBW ; AX = 0FFFBh (-5) RET</p> <div> <div>CZSOPA</div> <div>unchanged</div> </div> 
CLC	No operands	Clear Carry flag.

		<p>Algorithm:</p> <p>CF = 0</p>  
CLD	No operands	<p>Clear Direction flag. SI and DI will be incremented by chain instructions: CMPSB, CMPSW, LODSB, LODSW, MOVSB, MOVSW, STOSB, STOSW.</p> <p>Algorithm:</p> <p>DF = 0</p>  
CLI	No operands	<p>Clear Interrupt enable flag. This disables hardware interrupts.</p> <p>Algorithm:</p> <p>IF = 0</p>  
CMC	No operands	<p>Complement Carry flag. Inverts value of CF.</p> <p>Algorithm:</p> <p>if CF = 1 then CF = 0 if CF = 0 then CF = 1</p>  
CMP	REG, memory memory, REG REG, REG	<p>Compare.</p> <p>Algorithm:</p>

	memory, immediate REG, immediate	<p>operand1 - operand2</p> <p>result is not stored anywhere, flags are set (OF, SF, ZF, AF, PF, CF) according to result.</p> <p>Example:</p> <p>MOV AL, 5 MOV BL, 5 CMP AL, BL ; AL = 5, ZF = 1 (so equal!)</p> <p>RET</p> <table><tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr><tr><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td></tr></table> 	C	Z	S	O	P	A	r	r	r	r	r	r
C	Z	S	O	P	A									
r	r	r	r	r	r									
CMPSB	No operands	<p>Compare bytes: ES:[DI] from DS:[SI].</p> <p>Algorithm:</p> <ul style="list-style-type: none">• DS:[SI] - ES:[DI]• set flags according to result: OF, SF, ZF, AF, PF, CF• if DF = 0 then<ul style="list-style-type: none">◦ SI = SI + 1◦ DI = DI + 1else<ul style="list-style-type: none">◦ SI = SI - 1◦ DI = DI - 1 <p>Example:</p> <p>open cmpsb.asm from c:\emu8086\examples</p> <table><tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr><tr><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td></tr></table> 	C	Z	S	O	P	A	r	r	r	r	r	r
C	Z	S	O	P	A									
r	r	r	r	r	r									
CMPSW	No operands	<p>Compare words: ES:[DI] from DS:[SI].</p> <p>Algorithm:</p> <ul style="list-style-type: none">• DS:[SI] - ES:[DI]• set flags according to result: OF, SF, ZF, AF, PF, CF• if DF = 0 then<ul style="list-style-type: none">◦ SI = SI + 2◦ DI = DI + 2else<ul style="list-style-type: none">◦ SI = SI - 2												

- $DI = DI - 2$

example:

open **cmpsw.asm** from
c:\emu8086\examples

C	Z	S	O	P	A
r	r	r	r	r	r



CWD

No operands

Convert Word to Double word.

Algorithm:

if high bit of AX = 1 then:

- $DX = 65535$ (0FFFFh)

else

- $DX = 0$

Example:

MOV DX, 0 ; $DX = 0$

MOV AX, 0 ; $AX = 0$

MOV AX, -5 ; $DX\ AX = 00000h:0FFFBh$

CWD ; $DX\ AX = 0FFFFh:0FFFBh$

RET

C	Z	S	O	P	A
unchanged					



DAA

No operands

Decimal adjust After Addition.
Corrects the result of addition of two packed BCD values.

Algorithm:

if low nibble of AL > 9 or AF = 1 then:

- $AL = AL + 6$
- $AF = 1$

if $AL > 9Fh$ or CF = 1 then:

- $AL = AL + 60h$
- $CF = 1$

Example:

```
MOV AL, 0Fh ; AL = 0Fh (15)
DAA         ; AL = 15h
RET
```

C	Z	S	O	P	A
r	r	r	r	r	r



DAS

No operands

Decimal adjust After Subtraction.
Corrects the result of subtraction of two packed BCD values.

Algorithm:

if low nibble of AL > 9 or AF = 1 then:

- AL = AL - 6
- AF = 1

if AL > 9Fh or CF = 1 then:

- AL = AL - 60h
- CF = 1

Example:

```
MOV AL, 0FFh ; AL = 0FFh (-1)
DAS         ; AL = 99h, CF = 1
RET
```

C	Z	S	O	P	A
r	r	r	r	r	r



DEC

REG
memory

Decrement.

Algorithm:

operand = operand - 1



Example:

```
MOV AL, 255 ; AL = 0FFh (255 or -1)
DEC AL     ; AL = 0FEh (254 or -2)
RET
```

Z	S	O	P	A
r	r	r	r	r



CF - unchanged!






DIV	REG memory	<p>Unsigned divide.</p> <p>Algorithm:</p> <p>when operand is a byte: $AL = AX / \text{operand}$ $AH = \text{remainder (modulus)}$</p> <p>when operand is a word: $AX = (DX\ AX) / \text{operand}$ $DX = \text{remainder (modulus)}$</p> <p>Example:</p> <p>MOV AX, 203 ; AX = 00CBh MOV BL, 4 DIV BL ; AL = 50 (32h), AH = 3 RET</p> <div> <div>CZSOPA</div> <div>? ? ? ? ? ?</div> </div> 
HLT	No operands	<p>Halt the System.</p> <p>Example:</p> <p>MOV AX, 5 HLT</p> <div> <div>CZSOPA</div> <div>unchanged</div> </div> 
IDIV	REG memory	<p>Signed divide.</p> <p>Algorithm:</p> <p>when operand is a byte: $AL = AX / \text{operand}$ $AH = \text{remainder (modulus)}$</p> <p>when operand is a word: $AX = (DX\ AX) / \text{operand}$ $DX = \text{remainder (modulus)}$</p> <p>Example:</p> <p>MOV AX, -203 ; AX = 0FF35h MOV BL, 4 IDIV BL ; AL = -50 (0CEh), AH = -3 (0FDh) RET</p>

C	Z	S	O	P	A
?	?	?	?	?	?




IMUL	REG memory	<p>Signed multiply.</p> <p>Algorithm:</p> <p>when operand is a byte: AX = AL * operand.</p> <p>when operand is a word: (DX AX) = AX * operand.</p> <p>Example:</p> <p>MOV AL, -2 MOV BL, -4 IMUL BL ; AX = 8 RET</p> <table><tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr><tr><td>r</td><td>?</td><td>?</td><td>r</td><td>?</td><td>?</td></tr></table> <p>CF=OF=0 when result fits into operand of IMUL.</p> 	C	Z	S	O	P	A	r	?	?	r	?	?
C	Z	S	O	P	A									
r	?	?	r	?	?									
IN	AL, im.byte AL, DX AX, im.byte AX, DX	<p>Input from port into AL or AX. Second operand is a port number. If required to access port number over 255 - DX register should be used.</p> <p>Example:</p> <p>IN AX, 4 ; get status of traffic lights. IN AL, 7 ; get status of stepper-motor.</p> <table><tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr><tr><td colspan="6">unchanged</td></tr></table> 	C	Z	S	O	P	A	unchanged					
C	Z	S	O	P	A									
unchanged														
INC	REG memory	<p>Increment.</p> <p>Algorithm:</p> <p>operand = operand + 1</p> <p>Example:</p> <p>MOV AL, 4 INC AL ; AL = 5 RET</p>												



		<div><div><div>ZSOPA</div><div>r r r r r</div></div><div>CF - unchanged!</div><div></div></div>
INT	immediate byte	<div><div>Interrupt numbered by immediate byte (0..255).</div><div>Algorithm:<div><div>Push to stack:</div><div><div>o flags register</div><div>o CS</div><div>o IP</div></div><div><div>• IF = 0</div><div>• Transfer control to interrupt procedure</div></div></div></div><div>Example:<div>MOV AH, 0Eh ; teletype.</div><div>MOV AL, 'A'</div><div>INT 10h ; BIOS interrupt.</div><div>RET</div><div><div><div>CZSOPA</div><div>unchanged0</div></div><div></div></div></div></div>
INTO	No operands	<div><div>Interrupt 4 if Overflow flag is 1.</div><div>Algorithm:<div>if OF = 1 then INT 4</div></div><div>Example:<div>; -5 - 127 = -132 (not in -128..127)</div><div>; the result of SUB is wrong (124),</div><div>; so OF = 1 is set:</div><div>MOV AL, -5</div><div>SUB AL, 127 ; AL = 7Ch (124)</div><div>INTO ; process error.</div><div>RET</div><div><div></div></div></div></div>
IRET	No operands	<div><div>Interrupt Return.</div><div>Algorithm:<div><div>Pop from stack:</div></div></div></div>

- IP
- CS
- flags register



JA

label

Short Jump if first operand is Above second operand (as set by CMP instruction). Unsigned.

Algorithm:

if (CF = 0) and (ZF = 0) then jump

Example:

```
include 'emu8086.inc'
ORG 100h
MOV AL, 250
CMP AL, 5
JA label1
PRINT 'AL is not above 5'
JMP exit
label1:
  PRINT 'AL is above 5'
exit:
  RET
```



JAE

label



Short Jump if first operand is Above or Equal to second operand (as set by CMP instruction). Unsigned.



Algorithm:

if CF = 0 then jump

Example:

```
include 'emu8086.inc'
ORG 100h
MOV AL, 5
CMP AL, 5
JAE label1
PRINT 'AL is not above or equal to 5'
JMP exit
label1:
```

		<p>PRINT 'AL is above or equal to 5'</p> <p>exit:</p> <p>RET</p> <div> <div>CZSOPA</div> <div>unchanged</div> </div> 
JB	label	<p>Short Jump if first operand is Below second operand (as set by CMP instruction). Unsigned.</p> <p>Algorithm:</p> <p>if CF = 1 then jump</p> <p>Example:</p> <pre>include 'emu8086.inc' ORG 100h MOV AL, 1 CMP AL, 5 JB label1 PRINT 'AL is not below 5' JMP exit label1: PRINT 'AL is below 5' exit: RET</pre> <div> <div>CZSOPA</div> <div>unchanged</div> </div> 
JBE	label	<p>Short Jump if first operand is Below or Equal to second operand (as set by CMP instruction). Unsigned.</p> <p>Algorithm:</p> <p>if CF = 1 or ZF = 1 then jump</p> <p>Example:</p> <pre>include 'emu8086.inc' ORG 100h MOV AL, 5 CMP AL, 5 JBE label1 PRINT 'AL is not below or equal to 5' JMP exit label1:</pre>

		<p>PRINT 'AL is below or equal to 5'</p> <p>exit: RET</p> <div> <div>CZSOPA</div> <div>unchanged</div> </div> 
JC	label	<p>Short Jump if Carry flag is set to 1.</p> <p>Algorithm:</p> <p>if CF = 1 then jump</p> <p>Example:</p> <pre>include 'emu8086.inc' ORG 100h MOV AL, 255 ADD AL, 1 JC label1 PRINT 'no carry.' JMP exit label1: PRINT 'has carry.' exit: RET</pre> <div> <div>CZSOPA</div> <div>unchanged</div> </div> 
JCXZ	label	<p>Short Jump if CX register is 0.</p> <p>Algorithm:</p> <p>if CX = 0 then jump</p> <p>Example:</p> <pre>include 'emu8086.inc' ORG 100h MOV CX, 0 JCXZ label1 PRINT 'CX is not zero.' JMP exit label1: PRINT 'CX is zero.' exit: RET</pre> <div> <div>CZSOPA</div> <div></div> </div>

unchanged



JE

label

Short Jump if first operand is Equal to second operand (as set by CMP instruction). Signed/Unsigned.

Algorithm:

if ZF = 1 then jump

Example:

```
include 'emu8086.inc'
ORG 100h
MOV AL, 5
CMP AL, 5
JE label1
PRINT 'AL is not equal to 5.'
JMP exit
label1:
PRINT 'AL is equal to 5.'
exit:
RET
```

C	Z	S	O	P	A
unchanged					



JG

label

Short Jump if first operand is Greater then second operand (as set by CMP instruction). Signed.

Algorithm:

if (ZF = 0) and (SF = OF) then jump

Example:

```
include 'emu8086.inc'
ORG 100h
MOV AL, 5
CMP AL, -5
JG label1
PRINT 'AL is not greater -5.'
JMP exit
label1:
PRINT 'AL is greater -5.'
exit:
RET
```

C	Z	S	O	P	A
---	---	---	---	---	---

unchanged



JGE

label

Short Jump if first operand is Greater or Equal to second operand (as set by CMP instruction). Signed.

Algorithm:

if SF = OF then jump

Example:

```
include 'emu8086.inc'
ORG 100h
MOV AL, 2
CMP AL, -5
JGE label1
PRINT 'AL < -5'
JMP exit
label1:
  PRINT 'AL >= -5'
exit:
  RET
```

C	Z	S	O	P	A
unchanged					



JL

label

Short Jump if first operand is Less then second operand (as set by CMP instruction). Signed.




Algorithm:



if SF \neq OF then jump



Example:



```
include 'emu8086.inc'
ORG 100h
MOV AL, -2
CMP AL, 5
JL label1
PRINT 'AL >= 5.'
JMP exit
label1:
  PRINT 'AL < 5.'
exit:
  RET
```



C	Z	S	O	P	A
---	---	---	---	---	---



		<div>unchanged</div> <div></div>
JLE	label	<p>Short Jump if first operand is Less or Equal to second operand (as set by CMP instruction). Signed.</p> <p>Algorithm:</p> <p style="padding-left: 40px;">if $SF \neq OF$ or $ZF = 1$ then jump</p> <p>Example:</p> <pre>include 'emu8086.inc' ORG 100h MOV AL, -2 CMP AL, 5 JLE label1 PRINT 'AL > 5.' JMP exit label1: PRINT 'AL <= 5.' exit: RET</pre> <div> <div>CZSOPA</div> <div>unchanged</div> </div> <div></div>
JMP	label 4-byte address	<p>Unconditional Jump. Transfers control to another part of the program. <i>4-byte address</i> may be entered in this form: 1234h:5678h, first value is a segment second value is an offset.</p> <p>Algorithm:</p> <p style="padding-left: 40px;">always jump</p> <p>Example:</p> <pre>include 'emu8086.inc' ORG 100h MOV AL, 5 JMP label1 ; jump over 2 lines! PRINT 'Not Jumped!' MOV AL, 0 label1: PRINT 'Got Here!' RET</pre> <div></div>



		<div>C Z S O P A</div> <div>unchanged</div> <div></div>
JNA	label	<p>Short Jump if first operand is Not Above second operand (as set by CMP instruction). Unsigned.</p> <p>Algorithm:</p> <p>if CF = 1 or ZF = 1 then jump</p> <p>Example:</p> <pre>include 'emu8086.inc' ORG 100h MOV AL, 2 CMP AL, 5 JNA label1 PRINT 'AL is above 5.' JMP exit label1: PRINT 'AL is not above 5.' exit: RET</pre> <div>C Z S O P A</div> <div>unchanged</div> <div></div>
JNAE	label	<p>Short Jump if first operand is Not Above and Not Equal to second operand (as set by CMP instruction). Unsigned.</p> <p>Algorithm:</p> <p>if CF = 1 then jump</p> <p>Example:</p> <pre>include 'emu8086.inc' ORG 100h MOV AL, 2 CMP AL, 5 JNAE label1 PRINT 'AL >= 5.' JMP exit label1: PRINT 'AL < 5.'</pre>



		<div>exit: RET</div> <div><table><tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr><tr><td colspan="6">unchanged</td></tr></table></div> <div></div>	C	Z	S	O	P	A	unchanged					
C	Z	S	O	P	A									
unchanged														
JNB	label	<div>Short Jump if first operand is Not Below second operand (as set by CMP instruction). Unsigned.</div> <div>Algorithm: if CF = 0 then jump</div> <div>Example: include 'emu8086.inc' ORG 100h MOV AL, 7 CMP AL, 5 JNB label1 PRINT 'AL < 5.' JMP exit label1: PRINT 'AL >= 5.' exit: RET</div> <div><table><tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr><tr><td colspan="6">unchanged</td></tr></table></div> <div></div>	C	Z	S	O	P	A	unchanged					
C	Z	S	O	P	A									
unchanged														
JNBE	label	<div>Short Jump if first operand is Not Below and Not Equal to second operand (as set by CMP instruction). Unsigned.</div> <div>Algorithm: if (CF = 0) and (ZF = 0) then jump</div> <div>Example: include 'emu8086.inc' ORG 100h MOV AL, 7 CMP AL, 5 JNBE label1 PRINT 'AL <= 5.' JMP exit</div>												

		<p>label1: PRINT 'AL > 5.'</p> <p>exit: RET</p> <div> <div>CZSOPA</div> <div>unchanged</div> </div> 
JNC	label	<p>Short Jump if Carry flag is set to 0.</p> <p>Algorithm:</p> <p>if CF = 0 then jump</p> <p>Example:</p> <pre>include 'emu8086.inc' ORG 100h MOV AL, 2 ADD AL, 3 JNC label1 PRINT 'has carry.' JMP exit label1: PRINT 'no carry.' exit: RET</pre> <div> <div>CZSOPA</div> <div>unchanged</div> </div> 
JNE	label	<p>Short Jump if first operand is Not Equal to second operand (as set by CMP instruction). Signed/Unsigned.</p> <p>Algorithm:</p> <p>if ZF = 0 then jump</p> <p>Example:</p> <pre>include 'emu8086.inc' ORG 100h MOV AL, 2 CMP AL, 3 JNE label1 PRINT 'AL = 3.' JMP exit</pre>

		<p>label1: PRINT 'Al <> 3.'</p> <p>exit: RET</p> <div> <div>CZSOPA</div> <div>unchanged</div> </div> 
JNG	label	<p>Short Jump if first operand is Not Greater then second operand (as set by CMP instruction). Signed.</p> <p>Algorithm:</p> <p>if (ZF = 1) and (SF <> OF) then jump</p> <p>Example:</p> <pre>include 'emu8086.inc' ORG 100h MOV AL, 2 CMP AL, 3 JNG label1 PRINT 'AL > 3.' JMP exit label1: PRINT 'Al <= 3.' exit: RET</pre> <div> <div>CZSOPA</div> <div>unchanged</div> </div> 
JNGE	label	<p>Short Jump if first operand is Not Greater and Not Equal to second operand (as set by CMP instruction). Signed.</p> <p>Algorithm:</p> <p>if SF <> OF then jump</p> <p>Example:</p> <pre>include 'emu8086.inc' ORG 100h MOV AL, 2 CMP AL, 3 JNGE label1</pre>

		<pre> PRINT 'AL >= 3.' JMP exit label1: PRINT 'AI < 3.' exit: RET </pre> <div> <div>CZSOPA</div> <div>unchanged</div> </div> 
JNL	label	<p>Short Jump if first operand is Not Less then second operand (as set by CMP instruction). Signed.</p> <p>Algorithm:</p> <p>if SF = OF then jump</p> <p>Example:</p> <pre> include 'emu8086.inc' ORG 100h MOV AL, 2 CMP AL, -3 JNL label1 PRINT 'AL < -3.' JMP exit label1: PRINT 'AI >= -3.' exit: RET </pre> <div> <div>CZSOPA</div> <div>unchanged</div> </div> 
JNLE	label	<p>Short Jump if first operand is Not Less and Not Equal to second operand (as set by CMP instruction). Signed.</p> <p>Algorithm:</p> <p>if (SF = OF) and (ZF = 0) then jump</p> <p>Example:</p> <pre> include 'emu8086.inc' ORG 100h MOV AL, 2 </pre>

		<pre> CMP AL, -3 JNLE label1 PRINT 'AL <= -3.' JMP exit label1: PRINT 'Al > -3.' exit: RET </pre> <div> <div>CZSOPA</div> <div>unchanged</div> </div> 
JNO	label	<p>Short Jump if Not Overflow.</p> <p>Algorithm:</p> <p>if OF = 0 then jump</p> <p>Example:</p> <pre> ; -5 - 2 = -7 (inside -128..127) ; the result of SUB is correct, ; so OF = 0: include 'emu8086.inc' ORG 100h MOV AL, -5 SUB AL, 2 ; AL = 0F9h (-7) JNO label1 PRINT 'overflow!' JMP exit label1: PRINT 'no overflow.' exit: RET </pre> <div> <div>CZSOPA</div> <div>unchanged</div> </div> 
JNP	label	<p>Short Jump if No Parity (odd). Only 8 low bits of result are checked. Set by CMP, SUB, ADD, TEST, AND, OR, XOR instructions.</p> <p>Algorithm:</p> <p>if PF = 0 then jump</p> <p>Example:</p>

		<pre>include 'emu8086.inc' ORG 100h MOV AL, 00000111b ; AL = 7 OR AL, 0 ; just set flags. JNP label1 PRINT 'parity even.' JMP exit label1: PRINT 'parity odd.' exit: RET</pre> <div> <div>CZSOPA</div> <div>unchanged</div> </div> 
JNS	label	<p>Short Jump if Not Signed (if positive). Set by CMP, SUB, ADD, TEST, AND, OR, XOR instructions.</p> <p>Algorithm:</p> <p>if SF = 0 then jump</p> <p>Example:</p> <pre>include 'emu8086.inc' ORG 100h MOV AL, 00000111b ; AL = 7 OR AL, 0 ; just set flags. JNS label1 PRINT 'signed.' JMP exit label1: PRINT 'not signed.' exit: RET</pre> <div> <div>CZSOPA</div> <div>unchanged</div> </div> 
JNZ	label	<p>Short Jump if Not Zero (not equal). Set by CMP, SUB, ADD, TEST, AND, OR, XOR instructions.</p> <p>Algorithm:</p> <p>if ZF = 0 then jump</p>

Example:

```
include 'emu8086.inc'
```

```
ORG 100h
```

```
MOV AL, 00000111b ; AL = 7
```

```
OR AL, 0 ; just set flags.
```

```
JNZ label1
```

```
PRINT 'zero.'
```

```
JMP exit
```

```
label1:
```

```
PRINT 'not zero.'
```

```
exit:
```

```
RET
```

C	Z	S	O	P	A
unchanged					

**Short Jump if Overflow.****Algorithm:**

if OF = 1 then jump

Example:

```
; -5 - 127 = -132 (not in -128..127)
```

```
; the result of SUB is wrong (124),
```

```
; so OF = 1 is set:
```

```
include 'emu8086.inc'
```

```
org 100h
```

```
MOV AL, -5
```

```
SUB AL, 127 ; AL = 7Ch (124)
```

```
JO label1
```

```
PRINT 'no overflow.'
```

```
JMP exit
```

```
label1:
```

```
PRINT 'overflow!'
```

```
exit:
```

```
RET
```

C	Z	S	O	P	A
unchanged					



JO

label

JP

label

Short Jump if Parity (even). Only 8 low bits of result are checked. Set by CMP, SUB, ADD, TEST, AND, OR, XOR instructions.


Algorithm:

if PF = 1 then jump

Example:

```
include 'emu8086.inc'

ORG 100h
MOV AL, 00000101b ; AL = 5
OR AL, 0 ; just set flags.
JP label1
PRINT 'parity odd.'
JMP exit
label1:
PRINT 'parity even.'
exit:
RET
```



JPE

label

Short Jump if Parity Even. Only 8 low bits of result are checked. Set by CMP, SUB, ADD, TEST, AND, OR, XOR instructions.


Algorithm:

if PF = 1 then jump

Example:

```
include 'emu8086.inc'

ORG 100h
MOV AL, 00000101b ; AL = 5
OR AL, 0 ; just set flags.
JPE label1
PRINT 'parity odd.'
JMP exit
label1:
PRINT 'parity even.'
exit:
RET
```



JPO

label

Short Jump if Parity Odd. Only 8 low bits of result are checked. Set by CMP, SUB, ADD,

TEST, AND, OR, XOR instructions.


Algorithm:

if PF = 0 then jump

Example:

```
include 'emu8086.inc'

ORG 100h
MOV AL, 00000111b ; AL = 7
OR  AL, 0         ; just set flags.
JPO label1
PRINT 'parity even.'
JMP exit
label1:
PRINT 'parity odd.'
exit:
RET
```



JS

label

Short Jump if Signed (if negative). Set by
CMP, SUB, ADD, TEST, AND, OR, XOR
instructions.


Algorithm:



if SF = 1 then jump

Example:

```
include 'emu8086.inc'

ORG 100h
MOV AL, 10000000b ; AL = -128
OR  AL, 0         ; just set flags.
JS  label1
PRINT 'not signed.'
JMP exit
label1:
PRINT 'signed.'
exit:
RET
```



JZ	label	<p>Short Jump if Zero (equal). Set by CMP, SUB, ADD, TEST, AND, OR, XOR instructions.</p> <p>Algorithm:</p> <p>if ZF = 1 then jump</p> <p>Example:</p> <pre>include 'emu8086.inc' ORG 100h MOV AL, 5 CMP AL, 5 JZ label1 PRINT 'AL is not equal to 5.' JMP exit label1: PRINT 'AL is equal to 5.' exit: RET</pre> <div> <div>CZSOPA</div> <div>unchanged</div> </div> 
LAHF	No operands	<p>Load AH from 8 low bits of Flags register.</p> <p>Algorithm:</p> <p>AH = flags register</p> <p>AH bit: 7 6 5 4 3 2 1 0 [SF] [ZF] [0] [AF] [0] [PF] [1] [CF]</p> <p>bits 1, 3, 5 are reserved.</p> <div> <div>CZSOPA</div> <div>unchanged</div> </div> 
LDS	REG, memory	<p>Load memory double word into word register and DS.</p> <p>Algorithm:</p> <ul style="list-style-type: none"> • REG = first word • DS = second word

Example:

ORG 100h

LDS AX, m

RET

m DW 1234h

DW 5678h

END

AX is set to 1234h, DS is set to 5678h.

C	Z	S	O	P	A
unchanged					



LEA

REG, memory

Load Effective Address.

Algorithm:

- REG = address of memory (offset)

Example:

MOV BX, 35h

MOV DI, 12h

LEA SI, [BX+DI] ; SI = 35h + 12h = 47h

Note: The integrated 8086 assembler automatically replaces **LEA** with a more efficient **MOV** where possible. For example:

org 100h

LEA AX, m ; AX = offset of m


RET

m dw 1234h



END

C	Z	S	O	P	A
unchanged					



LES	REG, memory	<p>Load memory double word into word register and ES.</p> <p>Algorithm:</p> <ul style="list-style-type: none">• REG = first word• ES = second word <p>Example:</p> <p>ORG 100h</p> <p>LES AX, m</p> <p>RET</p> <p>m DW 1234h DW 5678h</p> <p>END</p> <p>AX is set to 1234h, ES is set to 5678h.</p> <div><table><tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr><tr><td colspan="6">unchanged</td></tr></table></div> <div></div>	C	Z	S	O	P	A	unchanged					
C	Z	S	O	P	A									
unchanged														
LODSB	No operands	<p>Load byte at DS:[SI] into AL. Update SI.</p> <p>Algorithm:</p> <ul style="list-style-type: none">• AL = DS:[SI]• if DF = 0 then<ul style="list-style-type: none">◦ SI = SI + 1else<ul style="list-style-type: none">◦ SI = SI - 1 <p>Example:</p> <p>ORG 100h</p> <p>LEA SI, a1</p> <p>MOV CX, 5</p> <p>MOV AH, 0Eh</p> <p>m: LODSB</p> <p>INT 10h</p> <p>LOOP m</p>												

		<p>RET</p> <p>a1 DB 'H', 'e', 'l', 'l', 'o'</p> <table><tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr><tr><td colspan="6">unchanged</td></tr></table> <div></div>	C	Z	S	O	P	A	unchanged					
C	Z	S	O	P	A									
unchanged														
LODSW	No operands	<p>Load word at DS:[SI] into AX. Update SI.</p> <p>Algorithm:</p> <ul style="list-style-type: none">• AX = DS:[SI]• if DF = 0 then<ul style="list-style-type: none">◦ SI = SI + 2else<ul style="list-style-type: none">◦ SI = SI - 2 <p>Example:</p> <p>ORG 100h</p> <p>LEA SI, a1</p> <p>MOV CX, 5</p> <p>REP LODSW ; finally there will be 555h in AX.</p> <p>RET</p> <p>a1 dw 111h, 222h, 333h, 444h, 555h</p> <table><tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr><tr><td colspan="6">unchanged</td></tr></table> <div></div>	C	Z	S	O	P	A	unchanged					
C	Z	S	O	P	A									
unchanged														
LOOP	label	<p>Decrease CX, jump to label if CX not zero.</p> <p>Algorithm:</p> <ul style="list-style-type: none">• CX = CX - 1• if CX <> 0 then<ul style="list-style-type: none">◦ jumpelse<ul style="list-style-type: none">◦ no jump, continue <p>Example:</p> <p>include 'emu8086.inc'</p> <p>ORG 100h</p>												

		<pre>MOV CX, 5 label1: PRINTN 'loop!' LOOP label1 RET</pre> <div> <div>CZSOPA</div> <div>unchanged</div> </div> 
LOOPE	label	<p>Decrease CX, jump to label if CX not zero and Equal (ZF = 1).</p> <p>Algorithm:</p> <ul style="list-style-type: none"> • CX = CX - 1 • if (CX <> 0) and (ZF = 1) then <ul style="list-style-type: none"> ◦ jump else <ul style="list-style-type: none"> ◦ no jump, continue <p>Example:</p> <pre>; Loop until result fits into AL alone, ; or 5 times. The result will be over 255 ; on third loop (100+100+100), ; so loop will exit.</pre> <pre>include 'emu8086.inc' ORG 100h MOV AX, 0 MOV CX, 5 label1: PUTC '*' ADD AX, 100 CMP AH, 0 LOOPE label1 RET</pre> <div> <div>CZSOPA</div> <div>unchanged</div> </div> 
LOOPNE	label	<p>Decrease CX, jump to label if CX not zero and Not Equal (ZF = 0).</p> <p>Algorithm:</p> <ul style="list-style-type: none"> • CX = CX - 1 • if (CX <> 0) and (ZF = 0) then <ul style="list-style-type: none"> ◦ jump

else

- no jump, continue

Example:

; Loop until '7' is found,
; or 5 times.

```
include 'emu8086.inc'
```

```
ORG 100h
MOV SI, 0
MOV CX, 5
```

label1:

```
    PUTC '*'
    MOV AL, v1[SI]
    INC SI      ; next byte (SI=SI+1).
    CMP AL, 7
    LOOPNE label1
    RET
v1 db 9, 8, 7, 6, 5
```

C	Z	S	O	P	A
unchanged					



LOOPNZ

label

Decrease CX, jump to label if CX not zero and ZF = 0.

Algorithm:

- CX = CX - 1
- if (CX <> 0) and (ZF = 0) then
 - jump
- else
 - no jump, continue

Example:

; Loop until '7' is found,
; or 5 times.

```
include 'emu8086.inc'
```

```
ORG 100h
MOV SI, 0
MOV CX, 5
```

label1:

```
    PUTC '*'
    MOV AL, v1[SI]
    INC SI      ; next byte (SI=SI+1).
    CMP AL, 7
    LOOPNZ label1
    RET
v1 db 9, 8, 7, 6, 5
```

C	Z	S	O	P	A
unchanged					



LOOPZ

label

Decrease CX, jump to label if CX not zero and ZF = 1.

Algorithm:

- CX = CX - 1
- if (CX <> 0) and (ZF = 1) then
 - jump
- else
 - no jump, continue

Example:

```
; Loop until result fits into AL alone,
; or 5 times. The result will be over 255
; on third loop (100+100+100),
; so loop will exit.
```

```
include 'emu8086.inc'
```

```
ORG 100h
MOV AX, 0
MOV CX, 5
```

```
label1:
  PUTC '*'
  ADD AX, 100
  CMP AH, 0
  LOOPZ label1
  RET
```

C	Z	S	O	P	A
unchanged					



MOV

REG, memory
memory, REG
REG, REG
memory, immediate
REG, immediate

SREG, memory
memory, SREG
REG, SREG
SREG, REG

Copy operand2 to operand1.

The MOV instruction cannot:

- set the value of the CS and IP registers.
- copy value of one segment register to another segment register (should copy to general register first).
- copy immediate value to segment register (should copy to general register first).

Algorithm:

operand1 = operand2

Example:

ORG 100h

MOV AX, 0B800h ; set AX = B800h (VGA memory).

MOV DS, AX ; copy value of AX to DS.

MOV CL, 'A' ; CL = 41h (ASCII code).

MOV CH, 01011111b ; CL = color attribute.

MOV BX, 15Eh ; BX = position on screen.

MOV [BX], CX ; w.[0B800h:015Eh] = CX.

RET ; returns to operating system.

C	Z	S	O	P	A
unchanged					



MOVSB

No operands

Copy byte at DS:[SI] to ES:[DI]. Update SI and DI.

Algorithm:

- ES:[DI] = DS:[SI]
- if DF = 0 then
 - SI = SI + 1
 - DI = DI + 1
- else
 - SI = SI - 1
 - DI = DI - 1

Example:

ORG 100h

CLD

LEA SI, a1

LEA DI, a2

MOV CX, 5

REP MOVSB

RET

a1 DB 1,2,3,4,5

a2 DB 5 DUP(0)

C	Z	S	O	P	A
unchanged					






MOVSW	No operands	<p>Copy word at DS:[SI] to ES:[DI]. Update SI and DI.</p> <p>Algorithm:</p> <ul style="list-style-type: none">• ES:[DI] = DS:[SI]• if DF = 0 then<ul style="list-style-type: none">◦ SI = SI + 2◦ DI = DI + 2else<ul style="list-style-type: none">◦ SI = SI - 2◦ DI = DI - 2 <p>Example:</p> <p>ORG 100h</p> <p>CLD LEA SI, a1 LEA DI, a2 MOV CX, 5 REP MOVSW</p> <p>RET</p> <p>a1 DW 1,2,3,4,5 a2 DW 5 DUP(0)</p> <table><tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr><tr><td colspan="6">unchanged</td></tr></table> <div></div>	C	Z	S	O	P	A	unchanged					
C	Z	S	O	P	A									
unchanged														
MUL	REG memory	<p>Unsigned multiply.</p> <p>Algorithm:</p> <p>when operand is a byte: AX = AL * operand.</p> <p>when operand is a word: (DX AX) = AX * operand.</p> <p>Example:</p> <p>MOV AL, 200 ; AL = 0C8h MOV BL, 4 MUL BL ; AX = 0320h (800) RET</p> <table><tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr><tr><td>r</td><td>?</td><td>?</td><td>r</td><td>?</td><td>?</td></tr></table>	C	Z	S	O	P	A	r	?	?	r	?	?
C	Z	S	O	P	A									
r	?	?	r	?	?									




CF=OF=0 when high section of the result is zero.





		CF=OF=0 when high section of the result is zero.												
NEG	REG memory	<p>Negate. Makes operand negative (two's complement).</p> <p>Algorithm:</p> <ul style="list-style-type: none">• Invert all bits of the operand• Add 1 to inverted operand <p>Example:</p> <p>MOV AL, 5 ; AL = 05h NEG AL ; AL = 0FBh (-5) NEG AL ; AL = 05h (5) RET</p> <table><tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr><tr><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td></tr></table>	C	Z	S	O	P	A	r	r	r	r	r	r
C	Z	S	O	P	A									
r	r	r	r	r	r									
NOP	No operands	<p>No Operation.</p> <p>Algorithm:</p> <ul style="list-style-type: none">• Do nothing <p>Example:</p> <p>; do nothing, 3 times: NOP NOP NOP RET</p> <table><tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr><tr><td colspan="6">unchanged</td></tr></table>	C	Z	S	O	P	A	unchanged					
C	Z	S	O	P	A									
unchanged														
NOT	REG memory	<p>Invert each bit of the operand.</p> <p>Algorithm:</p> <ul style="list-style-type: none">• if bit is 1 turn it to 0.• if bit is 0 turn it to 1. <p>Example:</p> <p>MOV AL, 00011011b NOT AL ; AL = 11100100b</p>												



		<div>RET</div> <div><table><tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr><tr><td colspan="6">unchanged</td></tr></table></div> <div></div>	C	Z	S	O	P	A	unchanged					
C	Z	S	O	P	A									
unchanged														
OR	<div>REG, memory</div> <div>memory, REG</div> <div>REG, REG</div> <div>memory, immediate</div> <div>REG, immediate</div>	<div>Logical OR between all bits of two operands. Result is stored in first operand.</div> <div>These rules apply:</div> <div>1 OR 1 = 1</div> <div>1 OR 0 = 1</div> <div>0 OR 1 = 1</div> <div>0 OR 0 = 0</div> <div>Example:</div> <div>MOV AL, 'A' ; AL = 01000001b</div> <div>OR AL, 00100000b ; AL = 01100001b ('a')</div> <div>RET</div> <div><table><tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr><tr><td>0</td><td>r</td><td>r</td><td>0</td><td>r</td><td>?</td></tr></table></div> <div></div>	C	Z	S	O	P	A	0	r	r	0	r	?
C	Z	S	O	P	A									
0	r	r	0	r	?									
OUT	<div>im.byte, AL</div> <div>im.byte, AX</div> <div>DX, AL</div> <div>DX, AX</div>	<div>Output from AL or AX to port. First operand is a port number. If required to access port number over 255 - DX register should be used.</div> <div>Example:</div> <div>MOV AX, 0FFFh ; Turn on all</div> <div>OUT 4, AX ; traffic lights.</div> <div>MOV AL, 100b ; Turn on the third</div> <div>OUT 7, AL ; magnet of the stepper-motor.</div> <div><table><tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr><tr><td colspan="6">unchanged</td></tr></table></div> <div></div>	C	Z	S	O	P	A	unchanged					
C	Z	S	O	P	A									
unchanged														
POP	<div>REG</div> <div>SREG</div> <div>memory</div>	<div>Get 16 bit value from the stack.</div> <div>Algorithm:</div> <div><ul style="list-style-type: none">operand = SS:[SP] (top of the stack)SP = SP + 2</div>												

		<p>Example:</p> <pre>MOV AX, 1234h PUSH AX POP DX ; DX = 1234h RET</pre> <div> <div>CZSOPA</div> <div>unchanged</div> </div> 
POPA	No operands	<p>Pop all general purpose registers DI, SI, BP, SP, BX, DX, CX, AX from the stack. SP value is ignored, it is Popped but not set to SP register).</p> <p>Note: this instruction works only on 80186 CPU and later!</p> <p>Algorithm:</p> <ul style="list-style-type: none"> • POP DI • POP SI • POP BP • POP xx (SP value ignored) • POP BX • POP DX • POP CX • POP AX <div> <div>CZSOPA</div> <div>unchanged</div> </div> 
POPF	No operands	<p>Get flags register from the stack.</p> <p>Algorithm:</p> <ul style="list-style-type: none"> • flags = SS:[SP] (top of the stack) • SP = SP + 2 <div> <div>CZSOPA</div> <div>popped</div> </div> 
PUSH	REG SREG	<p>Store 16 bit value in the stack.</p> <p>Note: PUSH immediate works only on</p>

	memory immediate	<p>80186 CPU and later!</p> <p>Algorithm:</p> <ul style="list-style-type: none"> • $SP = SP - 2$ • $SS:[SP]$ (top of the stack) = operand <p>Example:</p> <pre>MOV AX, 1234h PUSH AX POP DX ; DX = 1234h RET</pre> <div> <div>CZSOPA</div> <div>unchanged</div> </div> 
PUSHA	No operands	<p>Push all general purpose registers AX, CX, DX, BX, SP, BP, SI, DI in the stack. Original value of SP register (before PUSHA) is used.</p> <p>Note: this instruction works only on 80186 CPU and later!</p> <p>Algorithm:</p> <ul style="list-style-type: none"> • PUSH AX • PUSH CX • PUSH DX • PUSH BX • PUSH SP • PUSH BP • PUSH SI • PUSH DI <div> <div>CZSOPA</div> <div>unchanged</div> </div> 
PUSHF	No operands	<p>Store flags register in the stack.</p> <p>Algorithm:</p> <ul style="list-style-type: none"> • $SP = SP - 2$ • $SS:[SP]$ (top of the stack) = flags <div> <div>CZSOPA</div> <div></div> </div>

unchanged



RCL

memory, immediate
REG, immediatememory, CL
REG, CL


Rotate operand1 left through Carry Flag. The number of rotates is set by operand2. When **immediate** is greater than 1, assembler generates several **RCL xx, 1** instructions because 8086 has machine code only for this instruction (the same principle works for all other shift/rotate instructions).

Algorithm:

shift all bits left, the bit that goes off is set to CF and previous value of CF is inserted to the right-most position.

Example:

```
STC          ; set carry (CF=1).
MOV AL, 1Ch  ; AL = 00011100b
RCL AL, 1    ; AL = 00111001b, CF=0.
RET
```



OF=0 if first operand keeps original sign.



RCR

memory, immediate
REG, immediatememory, CL
REG, CL


Rotate operand1 right through Carry Flag. The number of rotates is set by operand2.

Algorithm:

shift all bits right, the bit that goes off is set to CF and previous value of CF is inserted to the left-most position.



Example:

```
STC          ; set carry (CF=1).
MOV AL, 1Ch  ; AL = 00011100b
RCR AL, 1    ; AL = 10001110b, CF=0.
RET
```



OF=0 if first operand keeps original sign.



REP	chain instruction	<p>Repeat following MOVSB, MOVSW, LODSB, LODSW, STOSB, STOSW instructions CX times.</p> <p>Algorithm:</p> <p>check_cx:</p> <p>if CX \neq 0 then</p> <ul style="list-style-type: none"> do following <u>chain instruction</u> CX = CX - 1 go back to check_cx <p>else</p> <ul style="list-style-type: none"> exit from REP cycle <div> <div>Z</div> <div>r</div> </div> 
REPE	chain instruction	<p>Repeat following CMPSB, CMPSW, SCASB, SCASW instructions while ZF = 1 (result is Equal), maximum CX times.</p> <p>Algorithm:</p> <p>check_cx:</p> <p>if CX \neq 0 then</p> <ul style="list-style-type: none"> do following <u>chain instruction</u> CX = CX - 1 if ZF = 1 then: <ul style="list-style-type: none"> go back to check_cx else <ul style="list-style-type: none"> exit from REPE cycle <p>else</p> <ul style="list-style-type: none"> exit from REPE cycle <p>example: open cmpsb.asm from c:\emu8086\examples</p> <div> <div>Z</div> <div>r</div> </div> 
REPNE	chain instruction	<p>Repeat following CMPSB, CMPSW, SCASB, SCASW instructions while ZF = 0 (result is</p>

Not Equal), maximum CX times.

Algorithm:

check_cx:

if CX <> 0 then

- do following chain instruction
- CX = CX - 1
- if ZF = 0 then:
 - go back to check_cx
- else
 - exit from REPNE cycle

else

- exit from REPNE cycle



REPZ

chain instruction

Repeat following CMPSB, CMPSW, SCASB, SCASW instructions while ZF = 0 (result is Not Zero), maximum CX times.

Algorithm:

check_cx:

if CX <> 0 then

- do following chain instruction
- CX = CX - 1
- if ZF = 0 then:
 - go back to check_cx
- else
 - exit from REPZ cycle

else

- exit from REPZ cycle





REPZ

chain instruction

Repeat following CMPSB, CMPSW, SCASB, SCASW instructions while ZF = 1 (result is Zero), maximum CX times.



Algorithm:

		<p>check_cx:</p> <p>if CX \neq 0 then</p> <ul style="list-style-type: none"> do following <u>chain instruction</u> CX = CX - 1 if ZF = 1 then: <ul style="list-style-type: none"> go back to check_cx else <ul style="list-style-type: none"> exit from REPZ cycle <p>else</p> <ul style="list-style-type: none"> exit from REPZ cycle <div> <div>Z</div> <div>r</div> </div> 
RET	No operands or even immediate	<p>Return from near procedure.</p> <p>Algorithm:</p> <ul style="list-style-type: none"> Pop from stack: <ul style="list-style-type: none"> IP if <u>immediate</u> operand is present: <ul style="list-style-type: none"> SP = SP + operand <p>Example:</p> <p>ORG 100h ; for COM file.</p> <p>CALL p1</p> <p>ADD AX, 1</p> <p>RET ; return to OS.</p> <p>p1 PROC ; procedure declaration.</p> <p>MOV AX, 1234h</p> <p>RET ; return to caller.</p> <p>p1 ENDP</p> <div> <div>C</div> <div>Z</div> <div>S</div> <div>O</div> <div>P</div> <div>A</div> </div> <div>unchanged</div> 
RETF	No operands or even immediate	<p>Return from Far procedure.</p> <p>Algorithm:</p>

- Pop from stack:
 - IP
 - CS
- if immediate operand is present:
 $SP = SP + \text{operand}$

C	Z	S	O	P	A
unchanged					



ROL	memory, immediate REG, immediate memory, CL REG, CL	<p>Rotate operand1 left. The number of rotates is set by operand2.</p> <p>Algorithm:</p> <p>shift all bits left, the bit that goes off is set to CF and the same bit is inserted to the right-most position.</p> <p>Example:</p> <p>MOV AL, 1Ch ; AL = 00011100b ROL AL, 1 ; AL = 00111000b, CF=0. RET</p> <table><tr><td>C</td><td>O</td></tr><tr><td>r</td><td>r</td></tr></table> <p>OF=0 if first operand keeps original sign.</p> 	C	O	r	r
C	O					
r	r					
ROR	memory, immediate REG, immediate memory, CL REG, CL	<p>Rotate operand1 right. The number of rotates is set by operand2.</p> <p>Algorithm:</p> <p>shift all bits right, the bit that goes off is set to CF and the same bit is inserted to the left-most position.</p> <p>Example:</p> <p>MOV AL, 1Ch ; AL = 00011100b ROR AL, 1 ; AL = 00001110b, CF=0. RET</p> <table><tr><td>C</td><td>O</td></tr><tr><td>r</td><td>r</td></tr></table> <p>OF=0 if first operand keeps original sign.</p> 	C	O	r	r
C	O					
r	r					
SAHF	No operands	Store AH register into low 8 bits of Flags register.				



Algorithm:

flags register = AH

AH bit: 7 6 5 4 3 2 1 0
[SF] [ZF] [0] [AF] [0] [PF] [1] [CF]

bits 1, 3, 5 are reserved.

C	Z	S	O	P	A
r	r	r	r	r	r



SAL

memory, immediate
REG, immediate

memory, CL
REG, CL

Shift Arithmetic operand1 Left. The number of shifts is set by operand2.

Algorithm:

- Shift all bits left, the bit that goes off is set to CF.
- Zero bit is inserted to the right-most position.

Example:

MOV AL, 0E0h ; AL = 11100000b
SAL AL, 1 ; AL = 11000000b, CF=1.
RET

C	O
r	r

OF=0 if first operand keeps original sign.



SAR

memory, immediate
REG, immediate

memory, CL
REG, CL

Shift Arithmetic operand1 Right. The number of shifts is set by operand2.




Algorithm:

- Shift all bits right, the bit that goes off is set to CF.
- The sign bit that is inserted to the left-most position has the same value as before shift.


Example:



MOV AL, 0E0h ; AL = 11100000b
SAR AL, 1 ; AL = 11110000b, CF=0.

MOV BL, 4Ch ; BL = 01001100b
SAR BL, 1 ; BL = 00100110b, CF=0.




		<div>RET</div> <div><table><tr><td>C</td><td>O</td></tr><tr><td>r</td><td>r</td></tr></table></div> <div>OF=0 if first operand keeps original sign.</div> <div></div>	C	O	r	r								
C	O													
r	r													
SBB	<div>REG, memory</div> <div>memory, REG</div> <div>REG, REG</div> <div>memory, immediate</div> <div>REG, immediate</div>	<div>Subtract with Borrow.</div> <div>Algorithm:</div> <div>operand1 = operand1 - operand2 - CF</div> <div>Example:</div> <div>STC</div> <div>MOV AL, 5</div> <div>SBB AL, 3 ; AL = 5 - 3 - 1 = 1</div> <div>RET</div> <div><table><tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr><tr><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td></tr></table></div> <div></div>	C	Z	S	O	P	A	r	r	r	r	r	r
C	Z	S	O	P	A									
r	r	r	r	r	r									
SCASB	No operands	<div>Compare bytes: AL from ES:[DI].</div> <div>Algorithm:</div> <div><ul style="list-style-type: none">AL - ES:[DI]set flags according to result: OF, SF, ZF, AF, PF, CFif DF = 0 then<ul style="list-style-type: none">DI = DI + 1else<ul style="list-style-type: none">DI = DI - 1</div> <div><table><tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr><tr><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td></tr></table></div> <div></div>	C	Z	S	O	P	A	r	r	r	r	r	r
C	Z	S	O	P	A									
r	r	r	r	r	r									
SCASW	No operands	<div>Compare words: AX from ES:[DI].</div> <div>Algorithm:</div> <div><ul style="list-style-type: none">AX - ES:[DI]set flags according to result: OF, SF, ZF, AF, PF, CFif DF = 0 then</div>												

- $DI = DI + 2$
- else
- $DI = DI - 2$








SHL	memory, immediate REG, immediate memory, CL REG, CL	<p>Shift operand1 Left. The number of shifts is set by operand2.</p> <p>Algorithm:</p> <ul style="list-style-type: none">Shift all bits left, the bit that goes off is set to CF.Zero bit is inserted to the right-most position. <p>Example:</p> <p>MOV AL, 11100000b SHL AL, 1 ; AL = 11000000b, CF=1.</p> <p>RET</p> <div><div>C</div><div>O</div><div>r</div><div>r</div></div> <p>OF=0 if first operand keeps original sign.</p> <div></div>
SHR	memory, immediate REG, immediate memory, CL REG, CL	<p>Shift operand1 Right. The number of shifts is set by operand2.</p> <p>Algorithm:</p> <ul style="list-style-type: none">Shift all bits right, the bit that goes off is set to CF.Zero bit is inserted to the left-most position. <p>Example:</p> <p>MOV AL, 00000111b SHR AL, 1 ; AL = 00000011b, CF=1.</p> <p>RET</p> <div><div>C</div><div>O</div><div>r</div><div>r</div></div> <p>OF=0 if first operand keeps original sign.</p> <div></div>
STC	No operands	<p>Set Carry flag.</p> <p>Algorithm:</p>



		<p>CF = 1</p> <div> <div>C</div> <div>1</div> </div> 
STD	No operands	<p>Set Direction flag. SI and DI will be decremented by chain instructions: CMPSB, CMPSW, LODSB, LODSW, MOVSB, MOVSW, STOSB, STOSW.</p> <p>Algorithm:</p> <p>DF = 1</p> <div> <div>D</div> <div>1</div> </div> 
STI	No operands	<p>Set Interrupt enable flag. This enables hardware interrupts.</p> <p>Algorithm:</p> <p>IF = 1</p> <div> <div>I</div> <div>1</div> </div> 
STOSB	No operands	<p>Store byte in AL into ES:[DI]. Update DI.</p> <p>Algorithm:</p> <ul style="list-style-type: none"> • ES:[DI] = AL • if DF = 0 then <ul style="list-style-type: none"> ◦ DI = DI + 1 else <ul style="list-style-type: none"> ◦ DI = DI - 1 <p>Example:</p> <pre> ORG 100h LEA DI, a1 MOV AL, 12h MOV CX, 5 </pre>

		<p>REP STOSB</p> <p>RET</p> <p>a1 DB 5 dup(0)</p> <table><tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr><tr><td colspan="6">unchanged</td></tr></table> <div></div>	C	Z	S	O	P	A	unchanged					
C	Z	S	O	P	A									
unchanged														
STOSW	No operands	<p>Store word in AX into ES:[DI]. Update DI.</p> <p>Algorithm:</p> <ul style="list-style-type: none">• ES:[DI] = AX• if DF = 0 then<ul style="list-style-type: none">◦ DI = DI + 2else<ul style="list-style-type: none">◦ DI = DI - 2 <p>Example:</p> <p>ORG 100h</p> <p>LEA DI, a1</p> <p>MOV AX, 1234h</p> <p>MOV CX, 5</p> <p>REP STOSW</p> <p>RET</p> <p>a1 DW 5 dup(0)</p> <table><tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr><tr><td colspan="6">unchanged</td></tr></table> <div></div>	C	Z	S	O	P	A	unchanged					
C	Z	S	O	P	A									
unchanged														
SUB	REG, memory memory, REG REG, REG memory, immediate REG, immediate	<p>Subtract.</p> <p>Algorithm:</p> <p>operand1 = operand1 - operand2</p> <p>Example:</p> <p>MOV AL, 5</p> <p>SUB AL, 1 ; AL = 4</p> <p>RET</p> <table><tr><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>												

		<div> <div>CZSOPA</div> <div>rrrrrr</div> </div> <div>  </div>
TEST	REG, memory memory, REG REG, REG memory, immediate REG, immediate	<p>Logical AND between all bits of two operands for flags only. These flags are effected: ZF, SF, PF. Result is not stored anywhere.</p> <p>These rules apply:</p> <p>1 AND 1 = 1 1 AND 0 = 0 0 AND 1 = 0 0 AND 0 = 0</p> <p>Example:</p> <p>MOV AL, 00000101b TEST AL, 1 ; ZF = 0. TEST AL, 10b ; ZF = 1. RET</p> <div> <div>CZSOPA</div> <div>0rr0r</div> </div> <div>  </div>
XCHG	REG, memory memory, REG REG, REG	<p>Exchange values of two operands.</p> <p>Algorithm:</p> <p>operand1 < - > operand2</p> <p>Example:</p> <p>MOV AL, 5 MOV AH, 2 XCHG AL, AH ; AL = 2, AH = 5 XCHG AL, AH ; AL = 5, AH = 2 RET</p> <div> <div>CZSOPA</div> <div>unchanged</div> </div> <div>  </div>
XLATB	No operands	<p>Translate byte from table. Copy value of memory byte at DS:[BX + unsigned AL] to AL register.</p> <p>Algorithm:</p>

		<p>AL = DS:[BX + unsigned AL]</p> <p>Example:</p> <p>ORG 100h LEA BX, dat MOV AL, 2 XLATB ; AL = 33h</p> <p>RET</p> <p>dat DB 11h, 22h, 33h, 44h, 55h</p> <table><tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr><tr><td colspan="6">unchanged</td></tr></table> 	C	Z	S	O	P	A	unchanged					
C	Z	S	O	P	A									
unchanged														
XOR	REG, memory memory, REG REG, REG memory, immediate REG, immediate	<p>Logical XOR (Exclusive OR) between all bits of two operands. Result is stored in first operand.</p> <p>These rules apply:</p> <p>1 XOR 1 = 0 1 XOR 0 = 1 0 XOR 1 = 1 0 XOR 0 = 0</p> <p>Example:</p> <p>MOV AL, 00000111b XOR AL, 00000010b ; AL = 00000101b RET</p> <table><tr><td>C</td><td>Z</td><td>S</td><td>O</td><td>P</td><td>A</td></tr><tr><td>0</td><td>r</td><td>r</td><td>0</td><td>r</td><td>?</td></tr></table> 	C	Z	S	O	P	A	0	r	r	0	r	?
C	Z	S	O	P	A									
0	r	r	0	r	?									