

Course Code	: 18ECC313J	Course Title	: EMBEDDED HARDWARE OPERATING SYSTEMS
Reg. No.	: RA1911043010035	Name	: SOUMITRA CHATTERJEE
Semester	: VI Semester	Year	: III Year
Date of Expt.	: 15.02.2022 / 16.02.2022	Date of Submission	: 10.03.2022
Name of the Lab Instructor:		Dr.K.Vadivukkarasi	

Title of the Experiment

5	ARM DATA TRANSFER, ARITHMETIC, AND LOGICAL OPERATIONS USING KEIL UV4
----------	---

5.1. Aim(s) / Objective(s) / Purpose

The purpose of this experiment is to perform ARM data transfer, arithmetic, and logical instructions using assembly language programming in Keil UV4 software.

5.2 Introduction / Background

The purpose of this experiment is to learn data transfer, arithmetic, logical, one's and two's complement, and sum of series via the registers, instruction sets, by using MOV, ADD, SUB, SUBS, MUL, MLA, LDR, STR, ORR and etc. Perform all the instruction operations and store the result in appropriate destination.

5.3 Materials / Equipment

1. Andrew Sloss, Dominic Symes, and Chris Wright. ARM system developer's guide: designing and optimizing system software. Elsevier, 2004.
2. Mazidi, M., Naimi, S., Naimi, S. and Mazidi, J., ARM Assembly Language Programming & Architecture. y Pearson Education, Inc., 2013.

5.4 Software Requirement:

KEIL UV4 with supported device packages installed.

5.5 Procedure

- i) Enter the PROGRAM
- ii) Execute the program
- iii) Check for the result in destination.

5.6 PROGRAMS:

Program 1: ADDITION OPERATION USING ARM ALP

ADDRESS	LABEL	MNEMONICS	OPCODE	COMMENTS
		AREA P1, CODE, READONLY		
		ENTRY		
0x00000000		MOV R1, #0x03	E3A01002	Move 03 to R1
0x00000004		MOV R2, #0x02	E3A02003	Move 02 to R2
0x00000008		ADD R0, R1, R2	E0810002	Add R1&R2 then store result in R0
0x0000000C	L	B L	EAFFFFFE	Branch and link
		END		Halt the program

Register	Value
Current	
R0	0x00000005
R1	0x00000003
R2	0x00000002
R3	0x00000000
R4	0x00000000
R5	0x00000000
R6	0x00000000
R7	0x00000000
R8	0x00000000
R9	0x00000000
R10	0x00000000
R11	0x00000000
R12	0x00000000
R13 (SP)	0x00000000
R14 (LR)	0x00000000
R15 (PC)	0x0000000C
CPSR	0x000000D3
SPSR	0x00000000
+ User/System	
+ Fast Interrupt	
+ Interrupt	
+ Supervisor	
+ Abort	
+ Undefined	
Internal	
PC \$	0x0000000C
Mode	Supervisor
States	14113506
Sec	1.17612550

17: B L

→ 0x0000000C EAffffff B 0x00000000

0x00000010 00000000 ANDEQ R0, #0

0x00000014 00000000 ANDEQ R0, #0

Lab5_1.asm Lab5_2.asm Lab5_3.asm

```

1
2
3     AREA P1, CODE, READONLY
4
5
6     ENTRY
7
8
9     MOV R1, #0x03
10
11
12    MOV R2, #0x02
13
14
15    ADD R0, R1, R2
16
17    B L
18
19
20    END
21
22

```

Program 2: ARITHMETIC OPERATIONS USING ARM ALP

ADDRESS	LABEL	MNEMONICS	OPCODE	COMMENTS
		AREA P3, CODE, READONLY		
		ENTRY		
0x00000000		MOV R0, #0x40000000	E3A00101	Load the value to R0
0x00000004		LDR R1, [R0]	E5901000	Load R0 to R1
0x00000008		MOV R2, #0x01	E3A02001	Move 0x01 to R2
0x0000000C	L1	MUL R3, R2, R1	E0030192	Multiply R1&R2.send to R3
0x00000010		MOV R2, R3	E1A02003	Move value of R3 to R2
0x00000014		SUBS R1, #0x01	E2511001	subtract 01 then send to R1
0x00000018		BNE L1	1AFFFFF7B	Branch if Not Equal rep L1
0x0000001C		ADD R0, #0x04	E2800004	Add 0x04 then send to R0
0x00000020		STR R3, [R0]	E5803000	Store the value of R0 in R3
		END		Halt the program

The screenshot displays the ARM Disassembler interface. On the left, the 'Registers' pane shows the current state of registers: R0 (0x40000000), R1 (0xFFFF1C01D), R2 (0x00000000), R3 (0x00000000), R4 (0x00000000), R5 (0x00000000), R6 (0x00000000), R7 (0x00000000), R8 (0x00000000), R9 (0x00000000), R10 (0x00000000), R11 (0x00000000), R12 (0x00000000), R13 (SP) (0x00000000), R14 (LR) (0x00000000), R15 (PC) (0x00000018), CPSR (0xA00000D3), and SPSR (0x00000000). The 'Disassembly' pane shows the following code:

```

26:      BNE L1
27:
0x00000018  1AFFFFF7B  BNE      0x0000000C
28:      ADD R0, #0x04
0x0000001C  E2800004  ADD      R0, R0, #0x00000004
29:      STR R3, [R0]
0x00000020  E5803000  STR      R3, [R0]
0x00000024  00000000  ANDEQ    R0, R0, R0
0x00000028  00000000  ANDEQ    R0, R0, R0
0x0000002C  00000000  ANDEQ    R0, R0, R0
0x00000030  00000000  ANDEQ    R0, R0, R0

```

The 'Instruction Trace' pane shows the following code:

```

11
12      LDR R1, [R0]
13
14
15      MOV R2, #0x01
16      L1
17      MUL R3, R2, R1
18
19
20      MOV R2, R3
21
22
23      SUBS R1, #0x01
24
25
26      BNE L1

```

Program 3: ARITHMETIC OPERATIONS USING ARM ALP

ADDRESS	LABEL	MNEMONICS	OPCODE	COMMENTS
		AREA P7, CODE, READONLY		
		ENTRY		
0x0000000		MOV R1, #02	E3A01002	Move 02 to R1
0x0000004		MOV R2, #02	E3A02002	Move 02 to R2
0x0000008		ADD R3, R1, R2	E0813002	Add R1&R2 store result in R3
0x000000C		SUB R4, R1, R2	E0414002	Subtract R1&R2 store result in R4
0x0000010		RSBS R4, R1, R2	E0714002	Reverse Subtract without carry
0x0000014		MUL R5, R1, R2	E0050291	Multiply R1&R2 store result in R5
0x0000018		MLA R6, R1, R2, R3	E0263291	Multiply-Accumulate store res in R6
0x000001C	L	B L	EAffffffE	Branch and link
		END		Halt the program

The screenshot displays the ARM ALP Disassembly window. The 'Registers' panel on the left shows the current state of the registers, with R15 (PC) highlighted at 0x000001C. The 'Disassembly' panel on the right shows the assembly code, with the instruction 'B L' at address 0x000001C highlighted. The code includes instructions for moving values to registers, adding, subtracting, multiplying, and branching.

Address	Label	Mnemonic	Operands
0x0000000		MOV	R1, #02
0x0000004		MOV	R2, #02
0x0000008		ADD	R3, R1, R2
0x000000C		SUB	R4, R1, R2
0x0000010		RSBS	R4, R1, R2
0x0000014		MUL	R5, R1, R2
0x0000018		MLA	R6, R1, R2, R3
0x000001C	L	B	L
		END	

Program 4: LOGICAL OR OPERATION USING ARM ALP

ADDRESS	LABEL	MNEMONICS	OPCODE	COMMENTS
		AREA P6, CODE, READONLY		
		ENTRY		
0x00000000		MOV R0, #0x40000000	E3A00101	Load the value to R0
0x00000004		LDR R1, [R0]	E5901000	Load R0 to R1
0x00000008		MOV R3, #0x00	E3A03000	Move 00 to R3
0x0000000C		MOV R2, #0x04	E3A02004	Move 04 to R2
0x00000010		ORR R3, R1, R2	E3A02004	R2 = R1 OR R2
		END		Halt the program

The screenshot displays the ARM ALP Disassembly window. On the left, the Registers window shows the current state of the registers: R0 is 0x40000000, R1 is 0x00000000, R2 is 0x00000004, and R3 is 0x00000000. The Disassembly window on the right shows the program code starting with AREA P6, CODE, READONLY and ENTRY, followed by MOV R0, #0x40000000, LDR R1, [R0], MOV R3, #0x00, MOV R2, #0x04, ORR R3, R1, R2, and END. The instruction trace shows the current instruction at address 0x0000B71C is ANDEQ R0, R0, R0.

PRE-LAB QUESTIONS:

1. Explain the arithmetic and data processing instructions of ARM processor.

2. Explain the single register transfer and multiple register transfer instructions of ARM processor.

POST-LAB QUESTIONS:

1. Explain the procedure to run and simulate the ARM code in KEIL IDE.

2. Write short note on branch instructions of ARM processor.

PRE-LAB QUESTIONS:

Name:- Soumitra Chatterjee

Reg No:- RA1911043010035

Pre lab questions:-

- 1) Arithmetic instructions:- The arithmetic instructions defined the set of instruction operations performed by the processor arithmetic logic unit (ALU). The arithmetic instructions implement addition and subtraction of 32-bit signed and unsigned values.

Syntax:- $\langle \text{instruction} \rangle \{ \langle \text{condition} \rangle \} \{ S \} R_d, R_n, N$

ADC	Add two 32-bit values and carry	$R_d = R_n + N + \text{carry}$
ADD	Add two 32-bit values	$R_d = R_n + N$
RSB	Reverse subtract of two 32-bit values	$R_d = N - R_n$
RSC	Reverse subtract with carry of two 32-bit value	$R_d = N - R_n - !(\text{CF})$
SBC	Subtract with carry of two 32-bit values	$R_d = R_n - N - !(\text{CF})$
SUB	Subtract two 32-bit values	$R_d = R_n - N$

In the following example, subtract instruction subtracts a value stored in register r2 from a value stored in the register r1. The result is stored in register r0.

PRE:- $r0 = 0x00000000$

POST:-

$r1 = 0x00000002$

$r0 = 0x00000001$

$r2 = 0x00000001$

SUB $r0, r1, r2$

In the following example, the reverse subtract instruction (RSB) subtract $r1$ from the constant value $\#0$, writing the result in $r0$.

PRE:-

$r0 = 0x00000000$

$r1 = 0x00000077$

RSB $r0, r1, \#0;$

$Rd = 0x0 - r1$

POST

$r0 = -r1 = 0xfffff89$

Data Processing:-

Each ARM instruction is encoded into a 32-bit word. Access to memory is provided only by load and store instructions. ARM data-processing instructions operate on data and produce new value. They are not like the branch instructions operate on data that control the operation of the processor and sequencing of instructions. The data processing instructions manipulate data within registers. They are move instructions, arithmetic instructions, logical instruction, comparison instruction and multiply instructions. Most data processing instructions can process one of their operands using the barrel shifter. If S is suffixed on a data processing instruction, then it updates the flag in the cpsr. Data processing instructions are processed within the arithmetic and logic unit (ALU). A unique and powerful feature of the

ARM processor is the ability to shift the 32-bit binary pattern in the one of the source registers left or right by a specific number of positions before it enters the ALU. This shift increases the power and flexibility of many data processing operations.

For example, we apply a logical shift left (LSL) to register Rm before moving it to the destination register.

PRE	POST
r5=5	r5=5
r7=8	r7=5
MOV r7, r5	

The above example shift logical left r5=5 (00000101 in binary) by two bits and then r7=20 (00010100 in binary)

2) Load/Store single registers -

The single register load/store instructions allow moving data between memory and an FP/NEON register. These instructions can load/store a byte, half-word, word (single precision), double-word (double precision), or a quad-word. The following instructions are used to load or store a single FP/NEON register.

- LDR: Load FP/NEON register and
- STR: Store FP/NEON register

Multiple register transfer :-

Multiple register transfer instructions are most often used for block copy and for stack operations at subroutine entry and exit. Multiple register transfer instructions provide an efficient way of moving the contents of several registers to and from memory. They are most often used for block copy and for stack operations at subroutine entry and exit. The transfer occurs from a base register R_n pointing into memory. Multiple - register transfer instructions are more efficient than single register transfer for moving blocks of data around memory and saving and restoring context and stacks.

POST-LAB QUESTIONS:

Post lab questions:-

- 1)
 - Step 1:- Open Keil UV4
 - Step 2:- Create new project
 - Step 3:- Choose NXP → LPC2148 in the pop up. click ok
 - Step 4:- Open new text file in Keil
 - Step 5:- Write the code, save it as .asm / .c
 - Step 6:- Right click on "Source group". Add the saved file to source group.
 - Step 7:- Open the file, build and start debugging
 - Step 8:- Open the necessary ports required
 - Step 9:- Input data in memory
 - Step 10:- Run code and verify output

- 2) Branch instructions:- The branch instructions cause the processor to execute instructions from a different address. Two branch instructions are available - b and bl. The bl instruction in addition to branching, also stores the return address in the lr register, and hence can be used for sub-routine invocation. The instruction syntax is given below

b label ; pc = label.

bl label ; pc = label, lr = addr of next instruction

To return from the subroutine, the mov instruction can be used as shown below.

MOV pc, lr

Result:

Thus, the ARM programming for data transfer, arithmetic and logical operations for a given input values number is coded and verified using Keil UV4 software.