Course Code	:	18ECC313J	Course Title	•	EMBEDDED HARDWARE OPERATING SYSTEMS
Reg. No.	:	RA1911043010035	Name	:	SOUMITRA CHATTERJEE
Semester	:	VI Semester	Year	:	III Year
Date of Expt.	:	15.02.2022 / 16.02.2022	Date of Submission	•	10.03.2022
Name of the Lab Instructor:		Dr.K.Vadivukkarasi			

Title of the Experiment

5 ARM DATA TRANSFER, ARITHMETIC, AND LOGICAL OPERATIONS USING KEIL UV4

5.1. Aim(s) / Objective(s) / Purpose

The purpose of this experiment is to perform ARM data transfer, arithmetic, and logical instructions using assembly language programming in Keil UV4 software.

5.2 Introduction / Background

The purpose of this experiment is to learn data transfer, arithmetic, logical, one's and two's complement, and sum of series via the registers, instruction sets, by using MOV, ADD, SUB, SUBS, MUL, MLA, LDR, STR, ORR and etc. Perform all the instruction operations and store the result in appropriate destination.

5.3 Materials / Equipment

- 1. Andrew Sloss, Dominic Symes, and Chris Wright. ARM system developer's guide: designing and optimizing system software. Elsevier, 2004.
- 2. Mazidi, M., Naimi, S., Naimi, S. and Mazidi, J., ARM Assembly Language Programming & Architecture. y Pearson Education, Inc., 2013.

5.4 Software Requirement:

KEIL UV4 with supported device packages installed.


5.5 Procedure

- i) Enter the PROGRAM
- ii) Execute the program
- iii) Check for the result in destination.

5.6 PROGRAMS:


Program 1: ADDITION OPERATION USING ARM ALP

ADDRESS	LABE L	MNEMONICS	OPCODE	COMMENTS
		AREA P1, CODE, READONLY		
		ENTRY		
0x0000000 0		MOV R1, #0x03	E3A01002	Move 03 to R1
0X000000 4		MOV R2, #0x02	E3A02003	Move 02 to R2
0X000000 8		ADD R0, R1, R2	E0810002	Add R1&R2 then store result in R0
0X000000 C	L	B L	EAFFFFE	Branch and link
		END		Halt the program




Program 2: ARITHMETIC OPERATIONS USING ARM ALP

ADDRESS	LABE L	MNEMONICS	OPCODE	COMMENTS
		AREA P3, CODE, READONLY		
		ENTRY		
0x00000000		MOV R0, #0x40000000	E3A00101	Load the value to R0
0x0000004		LDR R1, [R0]	E5901000	Load R0 to R1
0x0000008		MOV R2, #0x01	E3A02001	Move 0x01 toR2
0x000000C	L1	MUL R3, R2, R1	E0030192	Multiply R1&R2.send to R3
0x0000010		MOV R2, R3	E1A02003	Move value of R3 to R2
0x0000014		SUBS R1, #0x01	E2511001	subtract 01 then send to R1
0x0000018		BNE L1	1AFFFFB	Branch if Not Equal rep L1
0x000001C		ADD R0, #0x04	E2800004	Add 0x04 then send to R0
0x0000020		STR R3, [R0]	E5803000	Store the value of R0 in R3
		END		Halt the program




Program 3: ARITHMETIC OPERATIONS USING ARM ALP

ADDRESS	LABEL	MNEMONICS	OPCODE	COMMENTS
		AREA P7, CODE, READONLY		
		ENTRY		
0x0000000		MOV R1, #02	E3A01002	Move 02 to R1
0x0000004		MOV R2, #02	E3A02002	Move 02 to R2
0x0000008		ADD R3, R1, R2	E0813002	Add R1&R2 store result in R3
0x000000C		SUB R4, R1, R2	E0414002	Subtract R1&R2 store result in R4
0x0000010		RSBS R4, R1, R2	E0714002	Reverse Subtract without carry
0x0000014		MUL R5, R1, R2	E0050291	Multiply R1&R2 store result in R5
0x0000018		MLA R6, R1, R2, R3	E0263291	Multiply-Accumulate store res in R6
0x000001C	L	B L	EAFFFFE	Branch and link
		END		Halt the program



Program 4: LOGICAL OR OPERATION USING ARM ALP

ADDRESS	LABEL	MNEMONICS	OPCODE	COMMENTS
		AREA P6, CODE, READONLY		
		ENTRY		
0x00000000		MOV R0, #0x40000000	E3A00101	Load the value to R0
0x00000004		LDR R1, [R0]	E5901000	Load R0 to R1
0x00000008		MOV R3, #0x00	E3A03000	Move 00 to R3
0x000000C		MOV R2, #0x04	E3A02004	Move 04 to R2
0x00000010		ORR R3, R1, R2	E3A02004	R2 = R1 OR R2
		END		Halt the program



PRE-LAB QUESTIONS:

- 1. Explain the arithmetic and data processing instructions of ARM processor.
 - 2. Explain the single register transfer and multiple register transfer instructions of ARM processor.

POST-LAB QUESTIONS:

- 1. Explain the procedure to run and simulate the ARM code in KEIL IDE.
- 2. Write short note on branch instructions of ARM processor.

PRE-LAB QUESTIONS:

	Name: Soumitra Chatterjee
	Reg No: - RA1911043010035
	Pre lab questions:-
1)	Arithmatic instructions: The writhmatic instructions defined the set of two trustions operations performed by the processor arithmatic logic unit CALU). The arithmatic instructions implement addition and subtraction of 32-bit signed and unsigned values.
	syntax:- <instruction>{< condition>} {5} Rd, Rn, N</instruction>
	ADC Add two 32-bit values. Rd = Rn + N + cavery
	ADD Add two 32-bit values Rd=Rn+N
	ADD Add two 32-bit values Rd=Rn+N RSB Reverse substract of two Rd=N-Rd
	RSC Reverse substract with Rd=N-Rd-!(CF) casery of two 32-614 value
	SBC Substract with carry of Rd = Rn-N-! CCE) +wo 22-bit values
	SUB Substract two 32-bit values. Rd=Rn-N
	In the following example, substract instruction
	stored in the hegister II. The result is stored in register
	PRE:- 70 = 0 x 00000000 POSTI-
	r1=0x00000002 10=0x00000000
	72 = 0 × 0 0 0 0 0 0 0 1 SUB 80, 81, +2

In the following example, the reverse subtract instruction (BSB) subtract of from the contract value # 0. writing the regult in ro PRE !-YO = 0x 00000000 r1= 0 x 000000077 RSB 80, 71, #0; Rd= 0x0-21 POST 80 = - x | = 0x ff ff ff 89 Data Processing: -Each ARM instruction is encoded into a 32-bit word Access to memory & provided load and store instructions. ARM data-processing instructions operate on data and produce how value. They are not like the brounch instructions operate on data that control the operation of the processor and sequencing of instructions. The data processing instructions manipulate data within registors. They are move instructions, arithmatic instructions, logical instruction, companison instruction as multiply instructions. Host data processing instructions can processes one of their operands using the barrel shiften If S is suffixed on a data proceeding instruction, then it updates the lings in the oper, Data processing instructions are processed within the anithmatic and logic unit (ALU). A unique and powerful resture of the

	ARM processor is the ability to shift the 32-bit biron
	patterin in the one of the source registers left or
	right by a specific number of positions before it
	enters the ALU. This shift increases the power and
	floability of many data processing o perations
	For examples we apply a logical shift telt (LSL)
	to register Rm before noving it to the destruction
	register.
	PRE POST
	r5=5 rS=5
	Y7=8
	110 V Y7, Y5
	$1 \cdot 1 \cdot$
	The above example shift logical beft 75=5
	(00000101 in binary) by two bits and then
	x 7=20 (00010100 m b) vary)
2)	Load / Store sughe highten: -
	The single register load More instructions allow
	noving data between memory and an FP/NEON
	reals for These my ruchous can load late.
	half-word, word (single precision), double-word ldouble precision), or a gread-word. The following
	(double precision), or a gread-word. The following
	instanctions are used to load or store a single
	FP/NEON register
	· ldr: Load FP/NEON register and
	· St V: Share FP/NEON register
	-

Multiple register transfer :-Multiple negister transfer instructions are most offer used for blocking copy and Stack operations at sombroutine entry and exit, Hultiple register transfer instructions provide an efficient way of moving the contents of several registers to and from memory. They are most of ten used for block copy and for stack operators at substoutine entry and exat. The frankfull occurs from abase register Rn pointing into menoty. Multiple - register transfer Instructions are more effectent from sing) siegister transfer for moving blocks dates around memory and saving an restoring content and stacks.

POST-LAB QUESTIONS:

	Pact Lab questions:
1>	Stepl:- Open Keil UVG
	Atch 2: - Create new project Atch 3: - Choise NXP -> CPC 2148 in the pop up click ok
	Atchair Open new teset file in Keil
	Ateps: Write the code. sove it as asm 1-c. Alep6: Right click on "Source group". Add the saved
	tibe be source groups.
	Step 7: - Open the tibe, built and start debugging
	Atch 9: - Open the newary ports required
	step 10' - Run code and verify output
	V
2	Exerch instructions: - The branch sustanctions early the processor to execute sustanctions
200	from a different address. Two branch instructions.
	are available - band bl. The bl instruction in
	addition to branching, also stores the metern address in the by register, and hence can be
	wed for sub-routine invocation. The instruction
	syntax a given below
	b label; pc=label.
	b! label; pc= label, hr = addr of next instruction
	To return from the subsoutice, the mor intraction
	can be used as shown below.
	riov pr. Ly

Result:

Thus, the ARM programming for data transfer, arithmetic and logical operations for a given input values number is coded and verified using Keil UV4 software.