



1 Bit Full Adder and 5 Bit Multiplier Layout Simulation

## **EE 577 A**

Lab 1 Part 3 Assignment Report

Submitted by –

Rohit Kumar Singh

6689387841

# Content:

## Part 1 – 1 Bit Full Adder

- Schematic
- Symbol
- Layout
- Output
- Functional Verification
- DRC & LVS Checks
- Length & Area Calculation
- Summary & Result

## Part 2 – 5 Bit Multiplier

- Schematic
- Symbol
- Layout
- Output
- Functional Verification
- DRC & LVS Checks
- Length & Area Calculation
- Summary & Result

## 1-Bit Full Adder –

The 1-bit Full Adder is the fundamental building block of our 5 Bit Full Adder. We have constructed it using Duality.




Fig 1 : 1- Bit Full Adder Schematic

Below is the symbol of our 1-bit Full Adder, we will use it to instantiate in our top-level design in 5-bit Half adder and Multiplier.




Fig 2: 1- Bit Full Adder Symbol

To design the layout of our Full Adder, I have divided it into smaller chunks of Euler path. I have calculated the euler path of Carry Out and then utilized that for the input of the sum calculator. Below is the layout of my 1-bit full adder.




Fig 3 : 1- Bit Full Adder Layout




Fig 4 : 1- Bit Full Adder Layout – DRC Check




Fig 5 : 1- Bit Full Adder Layout – LVS Check




Fig 6 : 1- Bit Full Adder Layout – Extracted ADL

We are using python to generate the vector file. The vector file is inserted in our Specter manually by the user. After executing the vector file, the output waveform is verified manually by the user with the golden outputs generated by the python script.




Fig 7 : 1- Bit Full Adder Layout Simulation

## Functional Verification:

```
1 radix 1 1 1
2 io i i i
3 vname A B C
4 tunit ns
5 slope 0.005
6 vih 1.0
7 vil 0.0
8 trise 0.005
9 tfall 0.005
10
11 0 1 0 1
12 2 1 1 1
13 4 0 0 1
14 6 0 0 0
15 8 0 1 0
16 10 0 1 0
17 12 1 1 1
18 14 0 0 1
19 16 0 0 1
20 18 0 1 1
21 20 0 1 1
22 22 1 0 0
23
```

Fig 8 : 1- Bit Full Adder Vector File

Below is the simulation of the schematic. It is a visual comparison of the waveform generated by Schematic and extracted layout.



vector\_file\_Add\_1bit.py



Vector\_add\_final\_1bit.vec



Add\_golden\_1bit.txt



## Golden Output :

A(DEC)	B(DEC)	Cin(DEC)	SUM(DEC)	A(BIN)	B(BIN)	Cin(BIN)	SUM(BIN)
1	0	1	2	1	0	1	010
1	1	1	3	1	1	1	011
0	0	1	1	0	0	1	001
0	0	0	0	0	0	0	000
0	1	0	1	0	1	0	001
0	1	0	1	0	1	0	001
1	1	1	3	1	1	1	011
0	0	1	1	0	0	1	001
0	0	1	1	0	0	1	001
0	1	1	2	0	1	1	010
0	1	1	2	0	1	1	010
1	0	0	1	1	0	0	001

## Functional Verification For all inputs:

```

      .----- 1 ----- 2 ----- 3 ----- 4 ----- 5 -----
      |radix 1 1 1
      |io i i i
      |vname A B C
      |tunit ns
      |slope 0.005
      |vih 1.0
      |vil 0.0
      |trise 0.005
      |tfall 0.005
      |
      |0 0 0 0
      |2 0 0 1
      |4 0 1 0
      |6 0 1 1
      |8 1 0 0
      |10 1 0 1
      |11 1 1 0
      |12 1 1 1
  
```




Table:

Length	Width	Area
4.2um	1.7um	7.14um <sup>2</sup>

### Result and Summary –

Hence the 1 bit Carry Skip Ahead Adder was designed and the proper golden files were generated using python scripting. The implementation of the vector files was executed manually and the verification of the results, showed positive correlation between the golden files and the generated output waveforms. We calculated the Beta ration of our inverter and found out the critical path. Hence the Layout and Verification of the 1\_Bit Carry Skip Ahead Adder is successful.

### 5- Bit Multiplier:

#### 1-Bit Full-Adder –

Below is the symbol of our 1 bit Full Adder, we will use it to instantiate in our top level design in 5 bit Multiplier.




Fig 1 : 1- Bit Full Adder Layout

#### 1-Bit Half Adder –

By utilizing a Xor and And gate we are forming a four 1-bit Full Adder, we are generating sum and carry out from the Xor and And Gates.






Fig 2: 4- Bit Full Adder Layout

### Basic Gates –

We are using pmos and nmos transistors to create an AND gate, we are using an inverter which we created on our own using a CMOS inverter circuit.




Fig 3 : AND Gate Layout




Fig 4 : AND Gate Symbol

We are using pmos and nmos transistors to create an NAND gate.




Fig 5: NAND Gate




Fig 6 : NAND Gate Symbol

We are using pmos and nmos transistors to create an XOR gate. I have increased my width to reduce the trise and tfall.




Fig 7 : NAND Gate Symbol






Fig 10 : NAND Gate Symbol




Fig 11 : Inverter Gate Schematic




Fig 12 : Inverter Gate Symbol

### D Flip Flop –

The D flip flop was instantiated from the standard library, to save the area of our layout.




Fig 13 : D Flip Flop Layout




Fig 14 : Transmission Gate Symbol

Instantiating the Inverter and the transmission gate, we are creating the Master Slave D Flip Flop, to test the functionality of the D Flip Flop, I am providing a PWL Signal as an input just before the set-up time.




Fig 15 : D Flip Flop Schematic



Fig 16 : D Flip Flop Symbol

### Multiplier -

As instructed we have used multiple D Flip Flops, for every input we are using one D Flip Flop and for every output we are using one D Flip Flop. The Flip Flop syncs the input and outputs with the clock. I divided the whole layout into multiple rows, which helped me figure out how to place my instances, I have placed all my first row on the top most part of my layout, then the second, third and the fourth row. Every row comprises of 1 half adder, followed by 4 full adders and, nand gates. They are filled to save the area and to share vdd and ground.






Fig 17 : Multiplier Schematic with D Flip Flop Symbol




Fig 18 : Multiplier Layout without D Flip Flop




Fig 19 : Multiplier Schematic with D Flip Flop




Fig 20 : Multiplier Layout with D Flip Flop






Fig 21 : Multiplier Layout DRC Check




Fig 22: Multiplier Layout LVS Check

## Functional Verification:

```
1 radix 1 4 1 4
2 io i i i i
3 vname B_d<4> B_d<[3:0]> A_d<4> A_d<[3:0]>
4 tunit ns
5 slope 0.005
6 vih 1.0
7 vil 0.0
8 trise 0.005
9 tfall 0.005
10
11 0 1 6 1 F
12 4 0 1 0 0
13 8 0 2 1 4
14 12 0 C 0 3
15 16 0 D 0 9
16 20 0 9 1 7
```

Fig 23 : Multiplier with D Flip Flop Vector File



vector\_file\_Mul.py



Vector\_mul\_final.vec

We are using python to generate the vector file. The vector file is inserted in our Specter manually by the user. After executing the vector file, the output waveform is verified manually by the user with the golden outputs generated by the python script




Fig 24 : Multiplier Layout Output Waveform




Fig 25 : Multiplier Schematic Output Waveform

**Golden Output:**

A(DEC)	B(DEC)	PROD(DEC)	A(BIN)	B(BIN)	PROD(BIN)
-10	-1	10	10110	11111	0000001010
1	0	0	00001	00000	0000000000
2	-12	-24	00010	10100	1111101000
12	3	36	01100	00011	0000100100
13	9	117	01101	01001	0001110101
9	-9	-81	01001	10111	1110101111

Fig 26 : Multiplier Output Golden File



Mul\_golden.txt

Table:

Length	Width	Area
10.8um	17.12um	184.96um <sup>2</sup>

**Result and Summary –**

Hence the 5-bit Multiplier was designed and the proper golden files were generated using python scripting. The layout is designed to be a perfect square in order to save as much area as possible. The implementation of the vector files was executed manually and the verification of the results, showed positive correlation between the golden files and the generated output waveforms. All the connects were performed, using within Metal 4. Hence the Design and Verification of the 5 Bit Multiplier is successful.