USB-Blaster II Download Cable User Guide





Contents

Setting Up the USB-Blaster II Download Cable	1-1
Supported Devices and Systems	
Power Source Requirements	
Software Requirements and Support	
Installing the Download Cable for Configuration or Programming	
Installing the USB-Blaster II Driver on Windows 7/8 Systems	
Installing the USB-Blaster II Driver on Linux Systems	
Installing the USB-Blaster II Driver on Windows XP Systems	
Setting Up the USB-Blaster II Hardware with the Quartus Prime Software	
USB-Blaster II Download Cable Specifications	2-1
Voltage Requirements	
Cable-to-Board Connection	
USB-Blaster II Plug Connection	
10-Pin Female Plug Signal Names and Programming Modes	
Circuit Board Header Connection	
Operating Conditions	
JTAG Timing Constraints and Waveforms	
Changing the TCK Frequency	
Changing the TCK Prequency	Z-c
Additional Information	A-1
Document Revision History	
Certification Statements	
RoHS Compliance	
USB 2.0 Certification.	
CE EMI Conformity Caution	

Setting Up the USB-Blaster II Download Cable

1

2015.12.11

UG-01150





The USB-Blaster $^{\text{\tiny M}}$ II download cable interfaces a USB port on a host computer to an Altera $^{\text{\tiny B}}$ FPGA mounted on a printed circuit board. The download cable sends data from the PC to a standard 10-pin header connected to the FPGA. You can use the download cable for the following:

- Iteratively download configuration data to a system during prototyping
- Program data into the system during production
- Advanced Encryption Standard (AES) key and fuse programming

Supported Devices and Systems

You can use the USB-Blaster II download cable to download configuration data to the following Altera devices:

- Stratix[®] series FPGAs
- Cyclone® series FPGAs
- MAX® series CPLDs
- Arria® series FPGAs

You can perform in-system programming of the following devices:

- EPC4, EPC8, and EPC16 enhanced configuration devices
- EPCS1, EPCS4, EPCS16, EPCS64, and EPCS/Q128, EPCQ256, EPCQ-L and EPCQ512 serial configuration devices

The download cable supports target systems using the following:

- 5.0-V TTL, 3.3-V LVTTL/LVCMOS
- Single-ended I/O standards from 1.5 V to 3.3 V

Power Source Requirements

- 5.0 V from the USB cable
- Between 1.5 V and 5.0 V from the target circuit board

© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO 9001:2008 Registered



Software Requirements and Support

- Windows 7/8 (32-bit and 64-bit)
- Windows XP (32-bit and 64-bit)
- Windows Server 2008 R2 (64-bit)
- Linux platforms such as Red Hat Enterprise 5

Use the Quartus[®] Prime software version 14.0 or later to configure your device.

Note: Quartus Prime software version 13.1 supports most of the download cable's capabilities. If you use this version, install the latest patch for full compatibility.


The download cable also supports the following tools:

- Quartus Prime Programmer (and stand-alone version)
- Quartus Prime SignalTap® II Logic Analyzer (and stand-alone version)
- JTAG and debug tools supported by the JTAG Server. For example:
 - System Console
 - Nios II debugger
 - ARM DS-5 debugger

Installing the Download Cable for Configuration or Programming

- 1. Disconnect the power cable from the circuit board.
- 2. Connect the download cable to the USB port on your computer and to the USB-Blaster II port.
- 3. Connect the download cable to the 10-pin header on the device board.
- **4.** Reconnect the power cable to reapply power to the circuit board.

Figure 1-1: The USB-Blaster II Download Cable



Note: For plug and header dimensions, pin names, and operating conditions, see Chapter 2, USB-Blaster II Download Cable Specifications.

Related Information

USB-Blaster II Download Cable Specifications on page 2-1

Installing the USB-Blaster II Driver on Windows 7/8 Systems

You must have system administration (administrator) privileges to install the USB-Blaster II download cable drivers.

The download cable drivers are included in the Quartus Prime software installation. Before you begin the installation, verify that the USB-Blaster II driver is located in your directory: \< Quartus Prime system directory>\drivers\usb-blaster-ii.

- 1. Connect the download cable to your computer's USB port.
 - When plugged in for the first time, a message appears stating **Device driver software was not successfully installed**.
- 2. From the Windows Device Manager, locate Other devices and right-click the top USB-BlasterII.






You need to install drivers for each interface: one for the JTAG interface and one for the System Console interface.

- **3.** On the right-click menu, click **Update Driver Software**. The **Update Driver Software USB BlasterII** dialog appears.
- **4.** Click **Browse my computer for driver software** to continue.
- **5.** Click **Browse...** and browse to the location of the driver on your system: \< *Quartus Prime system directory* >\drivers\usb-blaster-ii. Click **OK**.
- **6.** Click **Next** to install the driver.
- 7. Click **Install** when asked if you want to install.

You should now have a JTAG cable showing in the Device Manager.



8. Now, install the driver for the other interface. Go back to step 2 and repeat the process for the other USB-BlasterII device.

When you are finished, you will have added Altera USB-Blast II (JTAG interface) under JTAG cables.

Installing the USB-Blaster II Driver on Linux Systems

For Linux, the USB-Blaster II download cable supports Red Hat Enterprise 5 and above.

To access the download cable, the Quartus Prime software uses the built-in Red Hat USB drivers, the USB file system (usbfs). By default, **root** is the only user allowed to use usbfs. You must have system administration (root) privileges to configure the USB-Blaster II download cable drivers.

1. Create a file named /etc/udev/rules.d/51-usbblaster.rules and add the following lines to it. (The .rules file may already exist if you have installed an earlier USB-Blaster version.)

```
# USB-Blaster II
BUS=="usb", SYSFS{idVendor}=="09fb", SYSFS{idProduct}=="6010", MODE="0666"
BUS=="usb", SYSFS{idVendor}=="09fb", SYSFS{idProduct}=="6810", MODE="0666"
```

Caution: There should be only three lines in this file, one starting with a comment and two starting with BUS. Do not add extra line breaks to the **.rules** file.

Complete your installation by setting up the programming hardware in the Quartus Prime software. Go to the "Setting Up the USB-Blaster II Hardware with the Quartus Prime Software" section on the following page.

For more information about USB-Blaster II driver installation, refer to the Cable and Adapter Drivers Information page.

Related Information

- Setting Up the USB-Blaster II Hardware with the Quartus Prime Software on page 1-5
- Cable and Adapter Drivers Information



Installing the USB-Blaster II Driver on Windows XP Systems

You must have system administration (administrator) privileges to install the USB-Blaster II download cable driver.

The download cable drivers are included in the Quartus Prime software installation. Before you begin the installation, verify that the USB-Blaster II driver is located in your directory: \< Quartus Prime system directory>\drivers\usb-blaster-ii.

Setting Up the USB-Blaster II Hardware with the Quartus Prime Software

- 1. Start the Quartus Prime software.
- 2. From the Tools menu, click **Programmer**.
- 3. Click Hardware Setup.
- 4. Click the **Hardware Settings** tab.
- 5. From the Currently selected hardware list, select USB-Blaster II.
- 6. Click Close.
- 7. In the **Mode** list, choose an appropriate programming mode. The table below describes each mode.

Table 1-1: Programming Modes

Mode	Mode Description
Joint Test Action Group (JTAG)	Programs or configures all Altera devices supported by Quartus Prime software via JTAG programming.
In-Socket Programming	Not supported by the USB-Blaster II.
Passive Serial Programming	Configures all Altera devices supported by Quartus Prime software excluding enhanced configuration devices (EPC) and serial configuration devices (EPCS/Q).
Active Serial Programming	Programs a single EPCS1, EPCS4, EPCS16, EPCS64, EPCS/Q128, EPCQ256, EPCQ-L and EPCQ512 device.

For detailed help on using the Quartus Prime Programmer, refer to the *Quartus Prime Handbook*.

Related Information

Quartus Prime Handbook



USB-Blaster II Download Cable Specifications

2

2015.12.11

UG-01150





Voltage Requirements

The USB-Blaster II $v_{CC(TRGT)}$ pin must be connected to a specific voltage for the device being programmed. Connect pull-up resistors to the same power supply as the USB-Blaster II: $v_{CC(TRGT)}$.

Table 2-1: USB-Blaster II V_{CC(TRGT)} Pin Voltage Requirements

Device Family	USB-Blaster II VCC Voltage Required
Arria GX	As specified by V_{CCSEL}
Arria II GX	As specified by V _{CCPD} or V _{CCIO} of Bank 8C
Arria V	As specified by V _{CCPD} Bank 3A
Arria 10	As specified by V_{CCPGM} or V_{CCIO}
Cyclone III	As specified by V_{CCA} or V_{CCIO}
Cyclone IV	As specified by $V_{\rm CCIO}$. Bank 9 for Cyclone IV GX and Bank 1 for Cyclone IV E devices.
Cyclone V	As specified by V _{CCPD} Bank 3A
EPC4, EPC8, EPC16	3.3 V
EPCS1, EPCS4, EPCS16, EPCS64, EPCS128	3.3 V
EPCS/Q16, EPCS/Q64, EPCS/Q128, EPCQ256, EPCQ512	3.3 V
EPCQ-L	1.8 V
MAX II, MAX V	As specified by V _{CCIO} of Bank 1
MAX 10	As specified by $V_{\rm CCIO}$
Stratix II, Stratix II GX	As specified by V_{CCSEL}
Stratix III, Stratix IV	As specified by V_{CCPGM} or V_{CCPD}
Stratix V	As specified by V _{CCPD} Bank 3A

© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO 9001:2008 Registered




UG-01150 2015.12.11

Cable-to-Board Connection

A standard USB cable connects to the USB port on the device.

Figure 2-1: USB-Blaster II Download Cable Block Diagram



USB-Blaster II Plug Connection

The 10-pin female plug connects to a 10-pin male header on the circuit board containing the target device.

Figure 2-2: USB-Blaster II 10-Pin Female Plug Dimensions - Inches & Millimeters





Figure 2-3: USB-Blaster II Dimension - Inches and Millimeters



10-Pin Female Plug Signal Names and Programming Modes

Table 2-2: 10-Pin II Female Plug Signal Names and Programming Modes

Pin	Active Serial (AS) Mode		Passive Serial (PS) Mode		JTAG Mode		
Pill	Signal Name	Description	Signal Name	Description	Signal Name	Description	
1	DCLK	Clock signal	DCLK	Clock signal	TCK	Clock signal	
2	GND	Signal ground	GND	Signal ground	GND	Signal ground	
3	CONF_DONE	Configuration done	CONF_DONE	Configuratio n done	TDO	Configuration done	
4	VCC(TRGT)	Target power supply	VCC(TRGT)	Target power supply	VCC(TRGT)	Target power supply	
5	nCONFIG	Configuration control	nCONFIG	Configuratio n control	TMS	Configuration control	



Pin	Active Serial (AS) Mode		tive Serial (AS) Mode Passive Serial (PS) Mode		JTAG Mode		
PIN	Signal Name	Description	Signal Name	Description	Signal Name	Description	
6	nCE	Cyclone chip enable	_	Cyclone chip enable	PROC_RST ⁽¹⁾	Cyclone chip enable	
7	DATAOUT	Active serial data out	nSTATUS	Active serial data out	_	Active serial data out	
8	nCS	Serial configuration device chip select	-	Serial configuration device chip select	-	Serial configuration device chip select	
9	ASDI	Active serial data in	DATA0	Active serial data in	TDI	Active serial data in	
10	GND	Signal ground	GND	Signal ground	GND	Signal ground	


Note: In JTAG mode, the PROC_RST pin can be used to trigger warm reset of the HPS block when prompted via the ARM DS-5 debugger. PROC_RST is an active low signal and not an open collector pin. As such, it is not recommended to connect PROC_RST to HPS_nRST directly. You should instead connect this pin to a secondary device such as the MAX V CPLD, and use the device to manage the reset network for HPS.

Circuit Board Header Connection

The 10-pin male header, which connects to the download cable's 10-pin female plug, has two rows of five pins. The pins are connected to the device's programming or configuration pins.

Caution: If the header connection on the circuit board is a male receptacle, it must have a key notch. Without a key notch, the 10-pin female plug will not connect. The following figure shows a typical 10-pin male header with a key notch.

Figure 2-4: 10-Pin Male Header Dimensions - Inches and Millimeters





 $^{^{\}left(1\right)}\,$ Use pin 6 for a hard processor reset under JTAG mode.

Although a 10-pin surface mount header can be used for the download cable, Altera recommends using a through-hole connector. Through-hole connectors hold up better under the repeated insertion and removal.

Operating Conditions

The following tables summarize the maximum ratings, recommended operating conditions, and DC operating conditions for the USB-Blaster II cable.

Table 2-3: USB-Blaster II Cable Absolute Maximum Ratings

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC(TRGT)}	Target supply voltage	With respect to ground	-0.5	6.5	V
V _{CC(USB)}	USB supply voltage	With respect to ground	-0.5	6.0	V
I_{I}	Target side input current	Pin 7	-100.0	100.0	mA
$I_{I(USB)}$	USB supply current	VBUS	-	200.0	mA
I _o	Target side output current	Pins: 1, 5, 6, 8, 9	-50.0	50.0	mA

Table 2-4: USB-Blaster II Cable Recommended Operating Conditions

Symbol	Parameter	Conditions	Min	Max	Unit
	Target supply voltage, 5.0-V operation	_	4.75	5.25	V
	Target supply voltage, 3.3-V operation	_	3.0	3.6	V
$V_{CC(TRGT)}$	Target supply voltage, 2.5-V operation	_	2.375	2.625	V
	Target supply voltage, 1.8-V operation	_	1.71	1.89	V
	Target supply voltage, 1.5-V operation	_	1.43	1.57	V

Table 2-5: USB-Blaster II Cable DC Operating Conditions


Symbol	Parameter	Conditions	Min	Max	Unit
$ m V_{IH}$	High-level input voltage	$V_{CC(TRGT)} >= 2.0 \text{ V}$	$\begin{matrix} 0.7 \text{ x} \\ V_{CC(TRGT} \\) \end{matrix}$	_	V
V IH	High-level input voltage	$V_{CC(TRGT)} < 2.0 \text{ V}$	$\begin{matrix} 0.65 \text{ x} \\ V_{\text{CC(TRGT}} \\) \end{matrix}$	_	V

USB-Blaster II Download Cable Specifications

Symbol	Parameter	Conditions	Min	Max	Unit
V	Low-level input voltage	$V_{CC(TRGT)} >= 2.0 \text{ V}$	_	0.3 x V _{CC(TR} GT)	V
$ m V_{IL}$	Low-level input voltage	$V_{CC(TRGT)} >= 2.0 \text{ V}$	_	0.2 x V _{CC(TR} GT)	V
	5.0-V high-level output voltage	$V_{CC(TRGT)} = 4.5 \text{ V}, I_{OH} = -32 \text{ mA}$	3.8	_	V
	3.3-V high-level output voltage	$V_{CC(TRGT)} = 3.0 \text{ V}, I_{OH} = -24 \text{ mA}$	2.4	_	V
V_{OH}	2.5-V high-level output voltage	$V_{CC(TRGT)} = 2.3 \text{ V}, I_{OH} = -12 \text{ mA}$	1.9	_	V
	1.8-V high-level output voltage	$V_{CC(TRGT)} = 1.65 \text{ V}, I_{OH} = -8 $ mA	1.2	_	V
	1.5-V high-level output voltage	$V_{CC(TRGT)} = 1.4 \text{ V}, I_{OH} = -6 \text{ mA}$	1.0	_	V
	5.0-V low-level output voltage	$V_{CC(TRGT)} = 4.5 \text{ V}, I_{OL} = 32 \text{ mA}$	-	0.55	V
	3.3-V low-level output voltage	$V_{CC(TRGT)} = 3.0 \text{ V}, I_{OL} = 24 \text{ mA}$	_	0.55	V
V_{OL}	2.5-V low-level output voltage	$V_{CC(TRGT)} = 2.3 \text{ V}, I_{OL} = 12\text{mA}$	_	0.3	V
	1.8-V low-level output voltage	$V_{CC(TRGT)} = 1.65 \text{ V}, I_{OL} = 8\text{mA}$	_	0.45	V
	1.5-V low-level output voltage	$V_{CC(TRGT)} = 1.4 \text{ V}, I_{OL} = 6\text{mA}$	_	0.3	V
$I_{CC(TRGT)}$	Operating current (No Load)	V _{CC(TRGT)} =5.5 V	_	316	uA

JTAG Timing Constraints and Waveforms

Figure 2-5: Timing Waveform for JTAG Signals (From Target Device Perspective)



To use the USB-Blaster II at the maximum capability (24 MHz), meet the timing constraints like in the tabe below for the target device.

The timing constraints require that you consider device specifications as well as trace propagation delays. If you do not follow the recommended constraints, you might encounter timing issues at 24 MHz. If the target design cannot meet these constraints, reduce the possibility of timing issues by slowing the TCK frequency. See "Changing the TCK Frequency" section for instructions on running the USB-Blaster II at a slower speed.

Table 2-6: JTAG Timing Constraints for the Target Device

Symbol	Parameter	Min	Max	Unit
tJCP	TCK clock period	41.67	_	ns
tJCH	тск clock high time	20.83	_	ns
tJCL	тск clock low time	20.83	_	ns
tJPCO	JTAG port clock to JTAG Header output	_	5.46 (2.5 V) 2.66 (1.5 V)	ns




Symbol	Parameter	Min	Max	Unit
tJPSU_TDI	JTAG port setup time (TDI)	_	24.42	ns
tJPSU_TMS	JTAG port setup time (TMS)	_	26.43	ns
tJPH	JTAG port hold time	_	17.25	ns

The simulated timing is based on a slow timing model, which is a worst-case scenario environment.

For device-specific JTAG timing information, refer to the related device data sheet.

Figure 2-6: USB-Blaster II Download Cable Timing Constraints



If you cannot meet 24 MHz, you must decrease the frequencies to 16-6 MHz. Below is some example code to set the TCK maximum frequency to 6 MHz:

jtagconfig --setparam 1 JtagClock 6M

Related Information

- Changing the TCK Frequency on page 2-8
- Documentation: Data Sheets

Changing the TCK Frequency

The USB-Blaster II download cable has a default TCK frequency of 24 MHz. Where signal integrity and timing prevents operating at 24 MHz, change the TCK frequency of the USB-Blaster II:

- 1. Open the command line interface with the Quartus Prime bin directory in your path (for example, C:\ altera\14.0\quartus\bin64).
- **2.** Type the following command to change the TCK frequency:

jtagconfig --setparam <cable number> JtagClock <frequency><unit prefix>



Where:

- <cable number > is the USB-Blaster II cable to be modified.
- <frequency> is the desired TCK frequency. Use one the following supported rates:
 - 24 MHz
 - 16 MHz
 - 6 MHz
 - 24/n MHz (between 10 kHz and 6 MHz, where n represents an integer value number)
- <unit prefix> is the unit prefix for the frequency (e.g., M for MHz).

Example for setting TCK maximum frequency to 6 MHz:

jtagconfig --setparam 1 JtagClock 6M



Additional Information



2015.12.11

UG-01150





Document Revision History

Table A-1: USB-Blaster II Download Cable User Guide Revision History

Date	Version	Changes
December 2015	2015.12.11	 Updated Sections: Supported Devices and Systems Setting Up the USB-Blaster II Hardware with the Quartus II Software Voltage Requirements 10-Pin Female Plug Signal Names and Programming Modes
September 2014	1.2	 Added that the USB-II download cable supports Advanced Encryption Standard (AES) key and fuse programming. Added magenta LED color to Figure 1-1 supporting multiple cable use. Clarified a cross reference pointing to device-specific JTAG timing information.
June 2014	1.1	 Added LED color table to Figure 1-1. Added "JTAG Timing Constraints and Waveforms" section. Added "Changing the TCK Frequency" section.
January 2014	1.0	Initial release.

© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO 9001:2008 Registered



Certification Statements

RoHS Compliance

The table below lists hazardous substances included with the USB-Blaster download cable.

A value of 0 indicates that the concentration of the hazardous substance in all homogeneous materials in the parts is below the relevant threshold as specified by the SJ/T11363-2006 standard.

Table A-2: Hazardous Substances and Concentration

Part Name	Lead (Pb)	Cadmiu m (Cd)	Hexavelent Chromium (Cr6+)	Mercury (Hg)	Polybromi- nated biphenyls (PBB)	Polybrominated diphenyl Ethers (PBDE)
Electronic Components	0	0	0	0	0	0
Populated Circuit Board	0	0	0	0	0	0
Manufacturing Process	0	0	0	0	0	0
Packing	0	0	0	0	0	0

USB 2.0 Certification

This product is USB 2.0 certified.

CE EMI Conformity Caution

This board is delivered conforming to relevant standards mandated by Directive 2004/108/EC. Because of the nature of programmable logic devices, it is possible for the user to modify the kit in such a way as to generate electromagnetic interference (EMI) that exceeds the limits established for this equipment. Any EMI caused as the result of modifications to the delivered material is the responsibility of the user.



Altera Corporation Additional Information

