


4

3

2



1



M_CPLD_07
M_CPLD_09
M_CPLD_11
M_CPLD_13
M_CPLD_15
FLASH_DQ3
FLASH_DQ2


PC_SPI_DOUT
PC_SPI_CLK
PC_STATUS_CHANGED
FPGA_BATT_INT
VCC1P8_AUX_CTRL
CPLDON_02_TO_CPLD

FPGA_ON_TO_CPLD
VCC1P1_RUN_TO_CPLD
M_CPLD_02
M_CPLD_04
M_CPLD_06
I2C_SCL
I2C_SDA
FLASH_C
FLASH_DQ1
FLASH_DQ0
FPGA_CONF_DONE
FPGA_NCONFIG
FPGA_DCLK
SDRAM_CNTRL_TO_CPLD
PWR_GOOD_1P1_TO_CPLD
FPGA_DATA0
BUCK_PWM_TO_CPLD
VCC3P3_RUN_TO_CPLD





TITLE			
CPLD AND FLASH			
SIZE	DWG NO	REV	
B		2	
SCALE	SHEET	of	
	5	10	
3/23/15			


DRAWN BY
Kyler Callahan



TITLE			
FPGA POWER			
SIZE	DWG NO	SCALE	REV
B			2
DRAWN BY		SHEET	of
Kyler Callahan		6	10
2/26/2015			







TITLE			
BOARD CONNECTORS			
SIZE	DWG NO		REV
B			2
SCALE	SHEET	of	
	10	10	3/23/15