

ECE 375  
Computer Organization and Assembly Language Programming  
Winter 2022  
Assignment #4

The following questions are based on the enhanced AVR datapath (see Figures 8.24 and 8.26 in the text). The microoperation for the Fetch cycle is shown below.

Stage	Micro-operations
IF	$IR \leftarrow M[PC], PC \leftarrow PC + 1, NPC \leftarrow PC + 1, RAR \leftarrow PC + 1$

[25 pts]

1- Consider the implementation of the MOVW Rd, Rr (*Copy Register Word*) instruction on the enhanced AVR datapath.

- List and explain the sequence of microoperations required to implement MOVW Rd, Rr.
- List and explain the control signals and the Register Address Logic (RAL) output for the MOVW Rd, Rr instruction.

Note that this instruction takes one execute cycle (EX). Control signals for the Fetch cycle are given below. Clearly explain your reasoning.

Control Signals	IF	MOVW EX
MJ	0	x
MK	0	x
ML	0	x
IR en	1	x
PC en	1	0
PCh en	0	0
PCl en	0	0
NPC en	1	x
SP en	0	x
DEMUX	x	x
MA	x	x
MB	x	x
ALU f	xxxx	xxxx
MC	xx	01
RF wA	0	1
RF wB	0	1
MD	x	x
ME	x	x
DM r	x	x
DM w	0	x
MF	x	x
MG	x	1
Adder f	xx	11
Inc Dec	x	x
MH	x	x
MI	x	x


RAL Output	MOVW EX
wA	Rd+1
wB	Rd
rA	Rr+1
rB	Rr

$$(a) R_{d+1}:R_d \leftarrow R_{r+1}:R_r$$

Moves content in source register pairs to destination register pairs.

(a) Moves content in source register pairs to destination register pairs. It moves 16 bit content word from concatenated source register pairs to concatenated destination register pairs.

(b)  $Rr+1:Rr$  are outputted with in concatenated form Register File to Address adder, and then feedbacks to register file. To enable this processes, MuxG and Mux C should select 1, and address adder need to pass the address without in/decrement( Control signal: 11). Moreover, for writing content in destintion register pairs, RF\_wA and RF\_wB should be set.



[25 pts]

2- Consider the implementation of the ST -X, Rr (Store Indirect and Pre-Decrement) instruction on the enhanced AVR datapath.

(a) List and explain the sequence of microoperations required to implement ST -X, Rr.

(b) List and explain the control signals and the Register Address Logic (RAL) output for the ST -X, Rr instruction.

Note that this instruction takes two execute cycles (EX1 and EX2). Control signals for the Fetch cycle are given below. Clearly explain your reasoning.

Control Signals	IF	ST -X, Rr	
		EX1	EX2
MJ	0	x	x
MK	0	x	x
ML	0	x	x
IR en	1	0	x
PC en	1	0	0
PCh en	0	0	0
PCl en	0	0	0
NPC en	1	x	x
SP en	0	0	0
DEMUX	x	x	x
MA	x	x	x
MB	x	x	x
ALU f	xxxx	xxxx	xxxx
MC	xx	xx	xx
RF wA	0	0	0
RF wB	0	0	0
MD	x	x	1
ME	x	x	1
DM r	x	x	0
DM w	0	0	1
MF	x	x	x
MG	x	1	x
Adder f	xx	10	xx
Inc Dec	x	x	x
MH	x	1	x
MI	x	x	x

RAL Output	ST -X, Rr	
	EX1	EX2
wA	x	x
wB	x	x
rA	xH	x
rB	xL	Rr

(a)  
 EX1)  $DMAR \leftarrow xH:xL - 1$   
 $xH:xL \leftarrow xH:xL - 1$

EX2)  $DM[DMAR] \leftarrow Rr$


(a)

First, X register is decremented and then copied to DMAR. Then, the content of register is stored in DM[DMAR]


(b)

In EX1, X register has to be decremented and then loaded to DMAR. For this reason, Mux H and Mux G have to select 1, and then Address adder has to decrement the X register (Control Signal: 10).

Other registers and Muxs have 0 or X values.



In EX2, the content of source register has to be stored in data memory where X register is pointing.



For this reason, Mux D and Mux E have to select 1, and the source register has to be in rB in RA L output. Moreover, the Data memory has to write the content of source register so that DM\_w is 1. The rest of the registers and multiplexers are x(don't care) or 0 values.

[25 pts]

3- Consider the implementation of the ICALL (Indirect Call to Subroutine) instruction on the enhanced AVR datapath. ICALL is similar to the RCALL (Relative Call to Subroutine) instruction, except that the Z register points to the target address.

(a) List and explain the sequence of microoperations required to implement ICALL.

(b) List and explain the control signals and the Register Address Logic (RAL) output for the ICALL instruction. Note that this instruction takes two execute cycles (EX1 and EX2). Control signals for the Fetch cycle are given below. Clearly explain your reasoning

Control Signals	IF	ICALL	
		EX1	EX2
MJ	0	x	1
MK	0	x	x
ML	0	x	x
IR <sub>en</sub>	1	0	x
PC <sub>en</sub>	1	x	1
PCh <sub>en</sub>	0	0	0
PCl <sub>en</sub>	0	0	0
NPC <sub>en</sub>	1	0	x
SP <sub>en</sub>	0	1	1
DEMUX	x	x	x
MA	x	x	x
MB	x	x	x
ALU <sub>f</sub>	xxxx	xxxx	xxxx
MC	xx	x x	x x
RF <sub>wA</sub>	0	0	0
RF <sub>wB</sub>	0	0	0
MD	x	0	0
ME	x	0	0
DM <sub>r</sub>	x	0	0
DM <sub>w</sub>	0	1	1
MF	x	x	x
MG	x	x	1
Adder <sub>f</sub>	xx	xx	11
Inc <sub>Dec</sub>	x	1	1
MH	x	x	x
MI	x	0	1

RAL Output	ICALL	
	EX1	EX2
wA	x	x
wB	x	x
rA	x	2H
rB	x	2L

a)

EX1)  $DM[SP] \leftarrow RAR(L), SP \leftarrow SP - 1$

EX2)  $DM[SP] \leftarrow RAR(H), SP \leftarrow SP - 1, PC \leftarrow Z$

(a)

Assumption: Z register is already pointing target address.

The return address is  $PC+1$ , and this is stored in RAR.

In EX1, the lower byte of RAR is pushed to stack.

In EX2, the higher byte of RAR is pushed to stack, and then PC points the target address stored in Z register.

(b)

In Ex1, the lower byte of RAR has to be written in Data memory with Stack pointer. For this reason, Mux I, Mux D, and Mux E have to select 0, and Inc/Dec has to be 1 in order to decrement stack pointer. Moreover, DM\_w has to be set. Other registers or Muxs have 0 or X values.

In Ex2, the higher byte of RAR has to be written in Data memory with Stack pointer. For this reason, Mux I, Mux D, and Mux E have to select 0, and Inc/Dec has to be 1 in order to decrement stack pointer. Moreover, DM\_w has to be set. The content of Z-register has to be loaded to PC. ZH:ZL has to be loaded to address adder and then sent to PC. Thus, Mux G and Mux J have to select 1.

Other registers or Muxs have 0 or X values.

[25 pts]

4- Consider the implementation of the LPM (*Load Program Memory*) instruction on the enhanced AVR datapath.

(a) List and explain the sequence of microoperations required to implement LPM.

(b) List and explain the control signals and the Register Address Logic (RAL) output for the LPM instruction.

Note that this instruction takes three execute cycles (EX1, EX2, and EX3). Control signals for the Fetch cycle are given below. Clearly explain your reasoning.

Control Signals	IF	LPM		
		EX1	EX2	EX3
MJ	0	x	x	x
MK	0	x	x	x
ML	0	x	1	x
IR en	1	x	x	x
PC en	1	0	0	0
PCh en	0	0	0	0
PCl en	0	0	0	0
NPC en	1	x	x	x
SP en	0	0	0	0
DEMUX	x	x	x	x
MA	x	x	x	x
MB	x	x	x	x
ALU f	xxxx	xxxx	xxxx	xxxx
MC	xx	xx	xx	10
RF wA	0	0	x	0
RF wB	0	0	x	1
MD	x	x	x	x
ME	x	x	x	x
DM r	x	x	x	x
DM w	0	x	x	x
MF	x	x	x	x
MG	x	1	x	x
Adder f	xx	11	xx	xx
Inc_Dec	x	x	x	x
MH	x	x	x	x
MI	x	x	x	x

RAL Output	LPM		
	EX1	EX2	EX3
wA	x	x	x
wB	x	x	RD
rA	ZH	x	x
rB	ZL	x	x

a)

Ex1)  $PMAR \leftarrow Z$

Ex2)  $MDR \leftarrow PM[PMAR]$

Ex3)  $RD \leftarrow MDR$



(a)

Instruction LPM implies loading one byte data;  $R0 \leftarrow (Z)$

Assumption: Z - register is already pointing program memory address.

In Ex1, similar to LD instruction, PMAR has to be loaded from address register, Z-register.

In Ex2,  $PM[PMAR]$  has to be in the process of being input of register file. Thus, the content of  $PM[PMAR]$  is temporarily in MDR.

In EX3, the content of MDR has to be written in R0 in register file.

(b)

In Ex1, the content of Z-register has to feed in PMAR. Thus, MUX G has to select 1, and Address adder pass the address without in/decrement and send it to PMAR. Except these two, others are X or 0 values.

In Ex2, the  $PM[PMAR]$  has to be a output of Program memory and loaded to MDR. For these reasons, MUX L has to choose 1 to put PMAR into Program memory. Except Mux L, others have X or 0 values.

In Ex3, the content of MDR has to written in R0. Thus, Mux C slects 10(2), and RF\_wB is enabled because R0 is loaded wB. Other registers or Muxs have 0 or X values.