register field address add ress

: 256 opcodes as maximum.

(b) PC: 17 bits IR = 15 bits or 32 bits

MAR: 17 bits

AC = 32 bits

MOR: 32 bits

(a) AND (There's already another operand in AC)

. Fetch

i) MAR <PC

ii) MDR < MIMAR], PC + PC+1

(ii) IR < MDR (opcode), MAR < MDR(address)

· execute

i) MDR < MIMAR]

ii) ACEACAMOR

(b) ISZ

· Fetch

i) MAR = PC

11) MOR + MEMAR], PC+PC+1

iii) IR < MDRograde), MAR < MDRoaddress)

· Execute

i) MOR < MIMAR]

11) ACK MOR

11.) ACKACHI, If(Z=1) then PCKPC+1

(a) DCA (There's already another operand in AC)

· Fetch

i) MAREPC

ii) MOREMEMAR], PC = PC+1

iii) IR = MDRroprode), MAR = MDR (address)

· Eecate

i) MDR < AC

ii) M[MAR] < MDR, ACED.

(d) 5MS

·Fetch

i) MAREPC

ii) MOREMEMAR], PCEPC+1

iii) IR + MDR (opcode), MAR +MDR (oddress)


· Execute

i) MDREPC

ii) MIMAR] EMDR, PC EMAR

iii) PC < PC+1





- i) TEMP < AC , MDR < MEMAR]
- ii) AC EMDR
- iii) AC+AC-1, TEAL
- IV) MOR & AC
- V) M[MAR] < MOR, MAR < MOR

VI) MOR - TEMP VII) MEMAR] - MOR.

4.
DMOV R1, R28

 11) LD R4 Y+

R0 01

R1 05

R2 1B

R3 07

R4 EC

X 0106

Y 0103

SREG ---- 100

NZC

0100, 01 0101, BE 0102, 35 0103, EC = Ob([T10 1100) 0104, 48 BN Flag 0105, 20 0106, 04 0107, 02

iii) LDI R4, 33

RO 01 R1 05 R2 1B R3 07 R4 21 X 0106 Y 0102 SREG _____000

NZC

iv) MUL R2, R3

R0 B0
R1 B0
R2 1B
R3 67
R4 01
X 0106
Y 0102

SREG ---- 001
NZ C

1: 18 × 07 = 00 BD) T T R1 R0 V) ROL R3

RO 01 R1 05 R2 1B R3 0F R4 01 X 0106 Y 0102 SREG --- 000 NZC

0000 0111 Å ∵SREG=FF ↓
0000 1111 Å @ oF

