

fraction: 00/ 10/0 0000 0000 0000 0000

1. 2's complement operation on (11111100)2 = 00000100


4. 1's complement: Swap Os and Is (ie. 0 ⇒1 or 1=>0)

. (00000011)2






(2-input NAND)



<2 -input AND>



(Sequential Logic Timing)

Setup Time Constraint: To 2 topog + topd + tsetup
To = 200ps, tsetup = 90ps, topg = 75ps.

In the pipeline, there are four of Routing delay and delays by three of LUT.

So, entire Apd is 4×10ps + 3×15ps = 85ps.

200 ps > 75ps + 85ps + 90ps => 200ps > 250ps.

This doesn't make sense!

Thus, through these reasons, if the clock period is 200ps, there is a setup time violation.

Hold Time Constraint: Lond & Lug + Lod

Lhold = 60ps, Long = 15ps.

The short path is the entire pipeline of digital logic.

The entire ted is 3×5ps + 4×5ps = 35ps because there are

3 LUTs and 4 Routing delays in pipeline.


Thus, through these reasons, if the clock period is 400ps, there is a hold time violation.

Setup violation can be fixed by increasing the clock period, by redesigning the combinational logic to have a shorter propagation delay, or using synchronizer.


Hold violation can be fixed by adding more logic gates the short path of the combinational logic to increase entire contamination delay,

The acronym LUT represents lookup table which enables to perform combinational logic in FPGA.

(Mystery Block)



(PLA) X(A,B,C) = IO, 4, 6,7 = ABC+ ABC + ABC + ABC Y (A,B,C) = \(0, 2, 3, 4 = \(\overline{AB} \) = \(+ \overline{AB} \) + \(+ \overline{AB} \) = \(+ 2 (A,B,C) = [2,3,6,7 = ABZ + ABC + ABZ + ABC => X(A,B,C) = ABC+ABC+ ABC+ABC = BC+AB Y(A,B,C) = ABC + ABC + ABC + ABC = ABC+ABC+ABC+ABC = BC+AB Z(A,B,C) = ABZ+ABC+ABC+ABC = AB+AB = AB+AB=B AB,



(State Machines)

- 1. 2 bits of memory are used in this state machine.
- 2. Let current state and next state of upper DFlip-Flop in the schematic be so, so'

Let current state and next state of lower D Flip-Flop in the schematic be si, si.

-: Current state: 50,5, next state: 50',5',

Input: Din

 $5_{0}' = D_{in} \overline{5}_{0} \overline{5}_{1} + \overline{D}_{in} \overline{5}_{0} 5_{1} + D_{in} 5_{0} 5_{1} + \overline{D}_{in} 5_{0} \overline{5}_{1}$ $5_{1}' = \overline{5}_{1}$

3, 1) Q₀ = 5, 2) Q₁ = 5₀ 3) A = 3₀ 5, 5) C = 5₀ 5, 2) Q₁ = 5₀ 4) B = 3₀ 5, 6) D = 5₀ 5,

4. The output of this state machine is only depending on the current state; so and s.

Therefore, this state machine is a Moore State Machine.


(Memory)

1. DRAM

bit line

word

line



(Adders)

1. Size Table

	8bits	16 bits	32bits	64bits
Ripple Carry	40	80	160	328
Prefix Adder	68	160	304	704

2. Time Table

triple = $N \pm FA$ ($\pm FA = 500PS$, $\pm Pg = 100PS$) $\pm PA = \pm Pg + log_2 N(\pm pg - prefix) + \pm txoR = 100PS$, $\pm pg - prefix = 200PS$)

	8 bits	16 bits	32 bits	64 bits
Ripple Carry	4000	4000	16000	32000
Prefix Adder	400	2000	1200	1406

(Validation) a XXXXXXXXX b X X X X X X X X X Q Z Z Q Z Q Z Q Q Z Q Q Z Q Q Z Q Q Z Q Z Q Z Q Q Z Q Q Z Q Q Z Q Q Z Q Q Z Q Q Z Q Q Z Q