CPE 233: Computer Design and Assembly Language Programming

RAT Assignment #8: Interrupts

By: Roee Landesman and Amir Hashemizad



Black Box Block Diagram

As seen in figure 1, we added an interrupt port to our overarching RAT Wrappe. Figure shows how the interrupt input for the control unit is handled, utilizing a component that will take in the outputs from the control unit and "AND" the result with the interrupt input, this allows us to control when we are able to take in interrupts. Finally, as seen In figure 3, the flags component was upgraded with the to save the state of the flags when we encounter an interrupt.




Figure 1: RAT Wrapper Black Box Block Diagram




Figure 2: Interrupt Black Box Block Diagram




Figure 3: FLAGS Black Box Diagram

Behavior Description

Interrupts signals are external instructions that enter the MCU at an undetermined time, and cause the processor to execute a different set of instructions while "remembering" where it was before the input entered. To accomplish this, we needed to extend our FLAGS component to include shadow flags – a way to store flag data—and include a new schematic which would only allow interrupts in when the interrupt enable is on. Finally, to accomplish the hardware assignment linked to this project, we added a button denounce to prevent multiple inputs.

Structural Design

Figure 4 shows the new RAT Wrapper structural design including the Interrupt controller and debounce components. Figure 5 you can see our interrupt controller showing the different inputs and outputs, but also how the internal signals communicate with different parts of the controller. Figure 6 shows the new FLAGS component which includes two mux's, and two shadow registers.




Figure 4: RAT Wrapper Structural Design




Figure 5: Interrupt Controller Structural Design





Figure 6: Flags Structural Design

Verification

Below is a link to the demonstration video showing the project working on hardware, when the LED in the middle of the board is lit it indicates that interrupts are enables, while this is happening pressing the left button will create an interrupt and increase the number on the seven-segment display, when the middle LED is off interrupts are disables. After you reach 20 interrupts they become disabled until you hit the reset button (right button)



https://www.youtube.com/watch?v=N85rzZu8d9I

VHDL Source Code

Below is the source code for the control unit (which has the addition of interrupt controls and a new state for interrupts), the interrupt controller, the flag wrapper (which has the addition of muxs' and shadow registers), and the shadow register

```
-- Company: Cal Poly
-- Engineer: Roee Landesman and Amir Hashemizad
-- Create Date: 02/08/2018 11:14:28 PM
-- Module Name: control unit - Behavioral
-- Project Name: RAT Control Unit
-- Target Devices: Basys3
                              _____
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity CONTROL UNIT is
   Port (
              : in STD_LOGIC;
       CLK
       С
                 : in STD LOGIC;
                 : in STD LOGIC;
       OPCODE HI 5 : in STD LOGIC VECTOR(4 downto 0);
       OPCODE LO 2 : in STD LOGIC VECTOR(1 downto 0);
       RST : out STD_LOGIC;
PC_LD : out STD_LOGIC;
PC_INC : out STD_LOGIC;
       PC MUX SEL : out STD LOGIC VECTOR(1 downto 0);
       SP_LD : out STD_LOGIC;
SP_INCR : out STD_LOGIC;
SP_DECR : out STD_LOGIC;
       SCR DATA SEL: out STD LOGIC;
       SCR WE : out STD LOGIC;
       SCR ADDR SEL: out STD LOGIC VECTOR(1 downto 0);
       RF WR : out STD LOGIC;
       RF WR SEL : out STD LOGIC VECTOR(1 downto 0);
       ALU SEL : out STD LOGIC VECTOR(3 downto 0);
       ALU OPY SEL : out STD LOGIC;
       FLG_C_LD : out STD_LOGIC;
       FLG C SET : out STD LOGIC;
       FLG C CLR : out STD LOGIC;
       FLG Z LD : out STD LOGIC;
       FLG SHAD LD : out STD LOGIC;
       FLG LD SEL : out STD LOGIC;
       I_SET : out STD_LOGIC;
       I CLR
                 : out STD LOGIC;
       IO STRB : out STD_LOGIC);
end CONTROL UNIT;
```

```
type state type is (ST init, ST fetch, ST execute, ST interrupt);
                       : state_type;
   signal PS, NS
   signal sig OPCODE 7
                        : std logic vector (6 downto 0);
begin
   sig OPCODE 7 <= OPCODE HI 5 & OPCODE LO 2;
   next state: process(CLK, NS, RESET)
   begin
       if (RESET = '1') then
          PS <= ST init;
       elsif rising edge(CLK) then
           PS <= NS;
       end if;
   end process next state;
   main: process (INT, sig OPCODE 7, PS, NS, C, Z)
   begin
                     <= '0';
       I SET
       I CLR
                     <= '0';
                  <= '0';
<= "000
       ALU OPY SEL
                    <= "0000";
       ALU SEL
                     <= '0';
       SP LD
                    <= '0';
       SP INCR
                    <= '0';
       SP DECR
                     <= '0';
       SCR WE
       <= '0';
       RST
                    <= '0';
       PC LD
       PC INC
                    <= '0';
                 <= "00";
<= '0';
       PC MUX SEL
       RF WR
                     <= "00";
       RF WR SEL
       FLG_C_SET
                     <= '0';
                     <= '0';
       FLG C CLR
       FLG C LD
                     <= '0';
       FLG Z LD
                     <= '0';
       IO STRB
       case PS is
           when ST init =>
              RST <= '1';
              NS <= ST fetch;
           when ST fetch =>
              NS <= ST execute;
              PC INC <= '1';
           when ST interrupt =>
              NS <= ST fetch;
              PC LD <= '1';
              PC MUX SEL <= "10";
```

```
FLG SHAD LD <= '1';
    FLG C CLR <= '1';
    SP DECR <= '1';
    SCR WE <= '1';
    SCR DATA SEL <= '1';
    SCR ADDR SEL <= "11";
    I CLR <= '1';</pre>
when ST execute =>
    if (INT = '0') then
       NS <= ST fetch;
    else
       NS <= ST interrupt;
    end if;
    PC INC <= '0';
        case sig OPCODE 7 is
            when "0000100" => --ADD (reg, reg)
                RF WR <= '1';
                RF_WR SEL <= "00";
                ALU OPY SEL <= '0';
                ALU SEL <= "0000";
                FLG_C LD <= '1';
                FLG Z LD <= '1';
            when "1010000" | "1010001" | "1010010" | "1010011" =>
                RF WR <= '1';
                RF WR SEL <= "00";
                ALU OPY SEL <= '1';
                ALU SEL <= "0000";
                FLG C LD <= '1';
                FLG_Z_LD <= '1';
            when "0000101" => --ADDC (reg, reg)
                RF WR <= '1';
                RF WR SEL <= "00";
                ALU OPY SEL <= '0';
                ALU SEL <= "0001";
                FLG C LD <= '1';
                FLG Z LD <= '1';
            when "1010100" | "1010101" | "1010110" | "1010111" =>
                RF WR <= '1';
                RF WR SEL <= "00";
                ALU OPY SEL <= '1';
                ALU SEL <= "0001";
                FLG C LD <= '1';
                FLG Z LD <= '1';
            when "0000000" => --AND (reg, reg)
                RF_WR <= '1';
                RF WR SEL <= "00";
                ALU OPY SEL <= '0';
                ALU_SEL <= "0101";
                FLG Z LD <= '1';
            when "1000000" | "1000001" | "1000010" | "1000011" =>
                      <= '1';
                RF WR
                RF WR SEL <= "00";
                ALU OPY SEL <= '1';
                ALU SEL <= "0101";
                FLG Z LD <= '1';
            when "0100100" => --ASR
                RF_WR
                           <= '1';
```

```
RF WR SEL <= "00";
    ALU OPY SEL <= '0';
    ALU SEL <= "1101";
    FLG C LD <= '1';
    FLG Z LD <= '1';
when "0010101" => --BRCC
    if (C = '0') then
        PC LD <= '1';
        PC MUX SEL <= "00";
    end if ;
when "0010100" => --BRCS
    if (C = '1') then
        PC LD <= '1';
        PC MUX SEL <= "00";
    end if ;
when "0010010" => -- BREQ
    if (Z = '1') then
         PC LD <= '1';
        PC MUX SEL <= "00";
    end if ;
when "0010011" => --BRNE
    if (Z = '0') then
        PC LD <= '1';
        PC MUX SEL <= "00";
    end if ;
when "0010000" => --BRN
    PC LD <= '1';
    PC_MUX_SEL <= "00";</pre>
when "0010001" => --CALL
    PC LD <= '1';
    PC MUX SEL <= "00";
    SCR WE <= '1';
    SCR DATA SEL <= '1';
    SCR ADDR SEL <= "11";
    SP DECR <= '1';
when "0110000" => --CLC
    FLG C CLR <= '1';
when "0110101" => --CLI
    I CLR <= '1';
when "0001000" => --CMP \text{ (req, req)}
    ALU OPY SEL <= '0';
    ALU SEL <= "0100";
    FLG C LD <= '1';
    FLG_Z_LD <= '1';
when "1100000" | "1100001" | "1100010" | "1100011" =>
    ALU_OPY SEL <= '1';
    ALU SEL <= "0100";
    FLG C LD <= '1';
    FLG Z LD <= '1';
when "0\overline{0}0\overline{0}010" => --EXOR (reg, reg)
               <= '1';
    RF WR
    RF WR SEL <= "00";
    ALU OPY SEL <= '0';
    ALU SEL <= "0111";
    FLG_Z_LD <= '1';
```

```
when "1001000" | "1001001" | "1001010" | "1001011" => --
    RF WR
             <= '1';
    RF WR SEL <= "00";
    ALU OPY SEL <= '1';
    ALU_SEL <= "0111";
    FLG Z LD <= '1';
when "1100100" | "1100101" | "1100110" | "1100111" => --in
    RF WR <= '1';
    RF WR SEL <= "11";
when "0001010" => --LD (reg, reg)
    RF WR <= '1';
    RF WR SEL <= "01";
    SCR ADDR SEL <= "00";
when "1110000" | "1110001" | "1110010" | "1110011" =>
    RF WR <= '1';
    RF WR SEL <= "01";
    SCR ADDR SEL <= "01";
when "0001011" => --ST (reg, reg)
    SCR ADDR SEL <= "00";
    SCR WE <= '1';
when "1110100" | "1110101" | "1110110" | "1110111" =>
    SCR ADDR SEL <= "01";
    SCR WE <= '1';
when "0100000" => --LSL
    RF WR <= '1';
    RF WR SEL <= "00";
    ALU OPY SEL <= '0';
    ALU SEL <= "1001";
    FLG C LD <= '1';
    FLG Z LD <= '1';
  when "0100001" => --LSR
    RF WR <= '1';
    RF WR SEL <= "00";
    ALU OPY SEL <= '0';
    ALU SEL <= "1010";
    FLG C LD <= '1';
    FLG Z LD <= '1';
when "0\overline{0}0\overline{1}001" => --MOV (reg, reg)
    RF WR <= '1';
    RF WR SEL <= "00";
    ALU OPY SEL <= '0';
    ALU SEL <= "1110";
when "1101100" | "1101101" | "1101110" | "1101111" => --MOV
    ALU_OPY SEL <= '1';
    ALU SEL <= "1110";
when "0000001" => --or (reg, reg)
    RF WR <= '1';
    RF WR SEL <= "00";
    ALU OPY SEL <= '0';
    ALU SEL <= "0110";
    FLG Z LD <= '1';
when "1000100" | "1000101" | "1000110" | "1000111" =>
    RF WR <= '1';
    RF WR SEL <= "00";
    ALU OPY SEL <= '1';
```

```
ALU SEL <= "0110";
    FLG_Z_LD <= '1';
when "1101000" | "1101001" | "1101010" | "1101011" => --OUT
    IO STRB <= '1';
when "0100110" => --POP
    RF WR <= '1';
    RF WR SEL <= "01";
    SCR ADDR SEL <= "10";
    SP INCR <= '1';
when "0100101" => --PUSH
    SCR WE <= '1';
    SCR_ADDR SEL <= "11";
    SP DECR <= '1';
when "0110010" => --RET
    PC LD <= '1';
    PC MUX SEL <= "01";
    SCR ADDR SEL <= "10";
    SP INCR <= '1';
when "0110110" => --RETID
    PC LD <= '1';
    PC MUX SEL <= "01";
    SCR ADDR SEL <= "10";
    SP INCR <= '1';
    I CLR <= '1';</pre>
    FLG LD SEL <= '1';
    FLG SHAD LD <= '1';
when "0110111" => --RETIE
    PC_LD <= '1';
    PC MUX SEL <= "01";
    SCR ADDR SEL <= "10";
    SP INCR <= '1';
    I SET <= '1';
    FLG LD SEL <= '1';
    FLG SHAD LD <= '1';
when "010001\overline{0}" => --ROL
   RF WR <= '1';
    RF WR SEL <= "00";
    ALU OPY SEL <= '0';
    ALU SEL <= "1011";
    FLG C LD <= '1';
    FLG Z LD <= '1';
when "0100011" => --ROR
   RF WR <= '1';
    RF_WR SEL <= "00";
    ALU OPY SEL <= '0';
    ALU SEL <= "1100";
    FLG C LD <= '1';
    FLG_Z_LD <= '1';
when "0000110" => --SUB (reg, reg)
    RF WR <= '1';
    RF WR SEL <= "00";
    ALU OPY SEL <= '0';
    ALU SEL <= "0010";
    FLG C LD <= '1';
    FLG Z LD <= '1';
when "0110001" => --SEC
    FLG C SET <= '1';
```

```
when "0110100" => --SEI
   I SET <= '1';
when "1011000" | "1011001" | "1011010" | "1011011" =>
   RF WR <= '1';
   RF WR SEL <= "00";
   ALU OPY SEL <= '1';
   ALU SEL <= "0010";
   FLG C LD <= '1';
   FLG Z LD <= '1';
when "0000111" => --SUBC (reg, reg)
   RF WR <= '1';
   RF WR SEL <= "00";
   ALU OPY SEL <= '0';
   ALU SEL <= "0011";
   FLG C LD <= '1';
   FLG Z LD <= '1';
when "1011100" | "1011101" | "1011110" | "1011111" =>
   RF WR <= '1';
   RF WR SEL <= "00";
   ALU OPY SEL <= '1';
   ALU SEL <= "0011";
   FLG C LD <= '1';
   FLG Z LD <= '1';
when "0000011" => --TEST (reg, reg)
   ALU OPY SEL <= '0';
   ALU SEL <= "1000";
   FLG Z LD <= '1';
when "1001100" | "1001101" | "1001110" | "1001111" =>
   ALU_OPY SEL <= '1';
   ALU SEL <= "1000";
   FLG Z LD <= '1';
when "0\overline{1}0\overline{1}000" => --WSP
   SP LD <= '1';
when others =>
              <= ST fetch;
   NS
               <= '0';
   I SET
                 <= '0';
   I_CLR
   <= "00";
<= "00";
<= "00";
<= '00";
   RF WR
   RF WR SEL
   FLG C SET
   FLG C CLR
   FLG C LD
                 <= '0';
```

```
IO STRB <= '0';
                    end case;
           end case;
    end process main;
end Behavioral;
                         _____
-- Company: Cal Poly
-- Engineer: Roee Landesman and Amir Hashemizad
-- Create Date: 02/08/2018 11:14:28 PM
-- Module Name: Interrupt Controller - Behavioral
-- Project Name:
-- Target Devices: Basys3
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity I is
   Port (
       INT
              : in STD LOGIC;
       SET : in STD_LOGIC;
CLR : in STD_LOGIC;
CLK : in STD_LOGIC;
       OUTPUT : out STD LOGIC);
end I;
architecture Behavioral of I is
    signal TEMP OUT : std logic := '0';
begin
   process(SET, CLR, CLK)
   begin
        if (rising edge(CLK)) then
           if (SET = '1') then
               TEMP OUT <= '1';
           elsif (CLR = '1') then
               TEMP OUT <= '0';
               TEMP OUT <= TEMP OUT;
            end if;
       end if;
    end process;
    OUTPUT <= TEMP OUT;
```

end Behavioral;

```
-- Company: Cal Poly
-- Engineer: Roee Landesman and Amir Hashemizad
-- Create Date: 02/08/2018 11:14:28 PM
-- Module Name: FLAGS - Behavioral
-- Target Devices: Basys3
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity FLAGS is
    Port(
               : in STD_LOGIC;
        CLK
        C_IN : in STD_LOGIC;
Z_IN : in STD_LOGIC;
        FLG C SET : in STD LOGIC;
        FLG C CLR : in STD LOGIC;
        FLG_C_LD : in STD_LOGIC;
FLG_Z_LD : in STD_LOGIC;
FLG_LD_SEL : in STD_LOGIC;
        FLG SHAD LD : in STD LOGIC;
        C_FLAG : out STD_LOGIC;
Z_FLAG : out STD_LOGIC);
end FLAGS;
architecture Behavioral of FLAGS is
    component C
        port(
            CLK : in std_logic;
FLG_C_LD : in std_logic;
            FLG C SET : in std logic;
            FLG_C_CLR : in std_logic;
            C : in std_logic;
C_FLAG : out std_logic);
    end component;
    component C MUX
        port(
            Α
                        : in std_logic;
            В
                        : in std_logic;
            SEL
            SEL : in std_logic;
MUX_OUT : out std_logic);
    end component;
    component SHAD C
        port(
            LD
                        : in std logic;
            INPUT : in std_logic;
CLK : in std_logic;
OUTPUT : out std_logic);
```

end component;

```
component Z
        port(
            CLK : in std_logic;
FLG_Z_LD : in std_logic;
            Z : in std_logic;
Z_FLAG : out std_logic);
    end component;
    component Z MUX
        port(
            A
                        : in std_logic;
            В
                       : in std logic;
                       : in std logic;
            MUX OUT : out std logic);
    end component;
    component SHAD Z
        port(
                      : in std logic;
           LD
                       : in std logic;
                       : in std logic;
            OUTPUT : out std_logic);
    end component;
    signal C_MUX_OUT : std_logic := '0';
signal Z_MUX_OUT : std_logic := '0';
    begin
    zflag: Z port map(
        CLK => CLK,
        FLG Z LD => FLG Z LD,
        Z => Z IN,
        Z FLAG => Z OUT);
    MY Z MUX: Z MUX port map (
        A => Z IN,
        B => Z SHAD OUT,
        SEL => FLG_LD_SEL,
        MUX OUT => Z MUX OUT);
    MY Z SHAD: SHAD Z port map (
        LD => FLG SHAD LD,
        INPUT \Rightarrow Z OUT,
        CLK => CLK,
        OUTPUT => Z SHAD OUT);
    cflag: C port map (
        CLK => CLK,
        FLG C LD => FLG C LD,
        FLG C SET => FLG C SET,
        FLG C CLR => FLG C CLR,
        C = \overline{C} IN,
```

```
C FLAG => C OUT);
    MY C MUX: C MUX port map (
        \overline{A} => C \overline{I}N,
        B => C SHAD OUT,
        SEL => FLG LD SEL,
        MUX OUT => C MUX OUT);
    MY_C_SHAD: SHAD C port map(
        LD => FLG SHAD_LD,
        INPUT \Rightarrow \overline{C}OUT,
        CLK => CLK,
        OUTPUT => C SHAD OUT);
    process(Z OUT, C OUT)
    begin
        Z FLAG <= Z OUT;</pre>
        C FLAG <= C_OUT;
    end process;
end Behavioral;
      ---Shadow Flags (Z)---
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity SHAD Z is
    Port (
        LD
              : in STD LOGIC;
        INPUT : in STD LOGIC;
        CLK : in STD LOGIC;
        OUTPUT : out STD LOGIC);
end SHAD Z;
architecture Behavioral of SHAD Z is
    signal TEMP OUT : std logic := '0';
begin
    process(LD, INPUT, CLK)
    begin
         if (rising edge(CLK)) then
             if (LD = '1') then
                 TEMP_OUT <= INPUT;
                 TEMP_OUT <= TEMP_OUT;</pre>
             end if;
        end if;
    end process;
    OUTPUT <= TEMP OUT;
end Behavioral;
```