# Rebecca Lee Danielle Yap

## **Github Repository**

#### TASK 1

### Repository used

- To run the file, use the commands
  - iverilog \*.v
  - ./a.out; gtkwave dump.vcd test.gtkw

#### FILE BREAKDOWN

- alu.v
  - Takes in two 32-bit integer operants (a\_in and b\_in) and a 3 bit opcode/operation (f\_in) and outputs zero (whether the output is zero (zero=1) or not (zero=0)), any carryout from the operation (c\_out), and result of the operation (y\_out)
- aludec.v
  - Takes in 32-bit instruction (instr) and outputs 3-bits for alucontrol
    - Used in conjunction with mainder.v in controller.v; determines what to do with the 25th to 6th bits in machine code instruction (instr)

Name			Fie	Comments			
Field size	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	All MIPS instructions are 32 bits long
R-format	ор	rs	rt	rd	shamt	funct	Arithmetic instruction format
I-format	ор	rs	rt	ado	lress/imme	diate	Transfer, branch, i mm. format
J-format	ор	target address					Jump instruction format

- Sets alucontrol bits based on the value of middle 20 bits of instr

ALU control lines	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	set on less than
1100	NOR

## controller.v

Inputs 32-bit instruction (instr) and outputs branch, jump, mem\_to\_reg,
 mem\_write, reg\_dst, reg\_write, 3-bit alucontrol and alu\_src

Name			Comments				
Field size	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	All MIPS instructions are 32 bits long
R-format	ор	rs	rt	rd	shamt	funct	Arithmetic instruction format
I-format	ор	rs	rt	address/immediate			Transfer, branch, i mm. format
J-format	ор	target address					Jump instruction format

- Calls:
  - maindec.v
    - Determines first and last 6 bits

- Input instr
- Output branch, jump, mem\_to\_reg, mem\_write, reg\_dst, reg\_write, and alu\_src
- aludec.v
  - Determines middle 20 bits
  - Input instr
  - Output alucontrol

### datapath.v

- Takes in clock (clk), reset (rst), 3 bits for alucontrol, alu\_src, branch, jump, mem\_to\_reg, mem\_write, reg\_dst, reg\_write, 32 bits for the machine language instruction (instr), and 32 bits for data read from memory (read\_data)
- Outputs 32 bits for program counter (pc), 32 bits for operation calculations (alu\_result), and 32 bits of data written in (write\_data)
- Makes all calculations for pc-related registers (jump, src, etc.)
- Determines rs, rt fields from instruction

Name			Fie	Comments			
Field size	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	All MIPS instructions are 32 bits long
R-format	ор	rs	rt	rd	shamt	funct	Arithmetic instruction format
I-format	ор	rs	rt	ado	lress/imme	diate	Transfer, branch, imm. format
J-format	ор	target address					Jump instruction format

Feeds inputs into regfile.v, alu.v, and sign\_extend.v

#### - dmem.v

- Inputs clock (c1k), write enable (we), 32-bit address (addr), 32 bit data to be written (wdata), and outputs 32-bit data read out (rdata)
- Data memory
- Iterates through memory and reads/writes data (depending on input) stored at the specified memory address

#### imem.v

- Inputs 6-bit address, outputs 32 bits of data
- Instruction memory; returns data value (containing instruction) depending on address entered

### maindec.v

- Translates machine code to MIPS instruction
  - Inputs 32-bit instruction (instr)
  - Outputs branch, jump, mem\_to\_reg, mem\_write, reg\_dst, reg\_write, and alu src

Name			Fie	Comments			
Field size	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	All MIPS instructions are 32 bits long
R-format	ор	rs	rt	rd	shamt	funct	Arithmetic instruction format
I-format	ор	rs	rt	address/immediate			Transfer, branch, imm. format
J-format	ор		tá	arget addre	Jump instruction format		

- From ZyBooks (fig 2.10.3)
- First six bits of instr are denoted as the opcode (opcode)

- Last six bits of instr are denoted as the function (func)
- Determines MIPS instruction by comparing opcode (and func for ALU operations) to their corresponding values in hex, then assigns instructions to output values

### mips.v

- Takes in clock (c1k) and reset (rst), 32 bits for machine language instruction (imem\_data), 32 bits of data read by data memory(dmem\_rdata)
- Outputs 32 bits for imem\_addr, 32 bits of result of ALU computation(dmem\_addr),
   32 bits of data to be written (dmem\_wdata), and the write enable bit (dmem\_we)
- Feeds inputs into controller.v and datapath.v

## - regfile.v

- Inputs clock (clk), three 5-bit addresses (addr1, addr2, addr3), 32-bit data to be write (wdata), and read/write register (rw)
- Outputs two 32-bits data values (data1, data2)
- Reads/writes (depending on input) data from register memory

## sign\_extend.v

- Takes in 16 bits (idata) and outputs 32 bits (odata)
- Sign extends input number; 16 to 32 bits


#### - tb.v

- Test bench for the program; sets clock and creates dump file
- No input/ouput

#### top.v

- Takes in clock (clk) and reset (reset); no output
- Feeds wire values and inputs to imem.v, mips.v, and dmem.v

TASK 2
The code already has the 5 stage pipeline implemented; each component in the system is its own .v file



- 1. IF instruction fetch
  - a. Operations relating to the PC occur in datapath.v
  - b. Instructions are determined by their opcodes and func values in maindec.v
  - c. Further details of instructions (i.e. middle 20 bits) are determined by aludec.v
  - d. The instruction memory is located in imem.v
- 2. ID instruction decode/register file read
  - a. Registers are located in demem.v
  - b. Sign-extend is done by sign\_extend.v
- 3. EX execute/address calculation
  - a. All operations are calculated in alu.v
- 4. MEM memory access
  - a. regfile.v stores/reads data values from register memory used in the processor's operation; when writing, waits for the clock to be on the positive edge to begin
- 5. WB write back
  - a. dmem.v stores/reads data values from *data memory*; when writing, waits for the clock to be on the positive edge to begin