
E4: STL robustness over time, mean per architecture across seeds
Attack off
Attack on
STL robustness ρ (m)
Simulation time (s)
Hierarchical
Centralized
Decentralized (undefended)
Attack active
ρ = 0 (d_min = 8 m)
ρ(t) = min pairwise separation − d_min; n = 1 seeds per line
PROVISIONAL - pre-bug-fix results