FSM Design




Figure 1: State Diagram

STATE TRANSITION TABLE STATES OUTPUTS TABLE STATES OUTPUTS TABLE STATES OUTPUTS TESET NEXT NEXT
--

Figure 2: State Transition Table

$S_0 = 00000$ $S_1 = 00100$ $S_2 = 01100$	0 Sy = 000001 0 S5 = 000011
INPUTS reset & r	PRESENT STATE NEXT STATE OUTPUTS 95 94 93 92 91 90 000000000000000000000000000000
1 x x	x x x x x x x x x x x x x x x x x x x
0 1 1 0 x x	000000000000000000000000000000000000000
X X X	111000000000111000
X X X	00001110000111000011

Figure 3: State Transition Table with Encodings

lab_rm.sv Code

```
module lab3_rm(
                    input logic clk,
                    input logic reset,
                    input logic left, right,
                    output logic lc, lb, la, ra, rb, rc);
typedef enum logic [2:0] {S0, S1, S2, S3, S4, S5, S6} statetype;
statetype state, nextstate;
always_ff @(posedge clk, posedge reset)
if (reset) state <= S0;</pre>
else state <= nextstate;</pre>
always_comb
case (state)
S0: if (left & ~right & ~reset) nextstate = S1;
else if (right & ~left & ~reset) nextstate = S4;
else nextstate = S0;
S1: if (reset) nextstate = S0;
else nextstate = S2;
S2: if (reset) nextstate = S0;
else nextstate = S3;
S3: nextstate = S0;
S4: if (reset) nextstate = S0;
else nextstate = S5;
S5: if (reset) nextstate = S0;
else nextstate = S6;
S6: nextstate = S0;
default: nextstate = S0;
endcase
assign la = (state==S1 | state==S2 | state==S3);
assign lb = (state==S2 |state==S3);
assign lc = (state==S3);
assign ra = (state==$4 | state==$5 | state==$6);
assign rb = (state==S5 | state==S6);
assign rc = (state==S6);
```

Figure 4: Design SystemVerilog Code

testbench_rm.sv Code

```
module testbench_rm();
        logic clk, left, right, reset;
        logic lc, lb, la, ra, rb, rc;
lab3_rm dut(
                 clk, reset, left, right,
                 lc, lb, la, ra, rb, rc);
initial
forever begin
clk = 0; #50; clk = 1; #50;
end
initial begin
#100;
left = 1;
right = 0;
reset = 0;
#400;
left = 0;
right = 0;
reset = 1;
#100;
left = 0;
right = 1;
reset = 0;
#400;
left = 0;
right = 0;
reset = 1;
#100:
left = 1;
right = 1;
reset = 0;
#400;
endmodule
```

Figure 5: Testbench SystemVerilog Code

Simulation Waveforms




Figure 6: ModelSim Waveforms

Discussion

The design uses 10 I/O pins, which corresponds to the clock, reset, left, right, lc, lb, la, ra, rb, rc input/output signals. This matches my expectations because there are 3 lights on each side of the car, amounting to 6 lights total. These outputs are controlled by two inputs left and right. Furthermore, the flip flop is necessary to hold the states in memory along with the requirement for a clock and reset input pin.