


Raphaelle Marcial

Lab 3


RUID: 

Transmission Gate Schematic




nMOS width = 600nM, pMOS width = 1.2 uM

Symbol




Layout




D-Latch


Schematic



Layout



Extracted




D-Latch


Clk_{period} = 6ns D_{period} = 8ns Rise/Fall = 50ps

Pulse Width = 4.9ns Legend: D Clk Q

Schematic Simulation: 24ns



Extracted Simulation: 24ns



The simulation results are basically mirror images of each other (as they should be).

Verification

DRC

UTGERS
School of Engineering

Virtuoso® Layout Suite 1. Editing: EE3193 DLatch layout

Launch File Edit View Create Verify Connectivity Options Tools Window Optimize NSD Help

File Tools Options Help

executing: saveDerived(gemAndNot(via4 metal4)) errMesg)
executing: drc(metalcapCapEdge (width < (lambda * 50.0)) errMesg)
executing: drc(metalcapCapEdge (sep < (lambda * 2.0)) errMesg)
executing: drc(metalcapCapEdge (notch < (lambda * 2.0)) errMesg)
executing: saveDerived(gemAndNot(metalcap metal4)) errMesg)
executing: drc(metalcapBottomEdge metalcapCapEdge (enc < (lambda * 5.0)) errMesg)
executing: drc(metalcapCapEdge via4metalcapEdge (enc < (lambda * 3.0)) errMesg)
executing: drc(metalcapCapEdge via4Edge (sep < (lambda * 5.0)) errMesg)
executing: drc(metalcapCapEdge via3Edge (sep < (lambda * 5.0)) errMesg)
executing: saveDerived(gemAnd(metalcap via3)) errMesg)
executing: drc(metalcapBottomEdge via4Edge (enc < (lambda * 5.0)) errMesg)
executing: drc(metalcapBottomEdge via3Edge (enc < (lambda * 5.0)) errMesg)
DRC started.....Mon Dec 11 19:55:51 2017
completedMon Dec 11 19:55:52 2017
CPU TIME = 00:00:00 TOTAL TIME = 00:00:00
***** Summary of rule violations for cell "DLatch layout" *****
Total errors found: 0

House Lt. showClickInfo()...loadMPres()...fontScaleScale(chtGetCurrentWindow()...loadMousePopUp()...)

VDD
GND
CLK
VDD

Virtuoso® 6.1.5 - Log: /ece/under/rm1096/vlsi-class-Fall-2014/CDS.log (on ece-ssh1.rutg ↑ - □ ×)

File Tools Options Help

cadence

executing: drc(metalcapCapEdge (width < (lambda * 50.0)) errMesg)
executing: drc(metalcapCapEdge (sep < (lambda * 2.0)) errMesg)
executing: drc(metalcapCapEdge (notch < (lambda * 2.0)) errMesg)
executing: saveDerived(gemAndNot(metalcap metal4)) errMesg)
executing: drc(metalcapBottomEdge metalcapCapEdge (enc < (lambda * 5.0)) errMesg)
executing: drc(metalcapCapEdge via4metalcapEdge (enc < (lambda * 3.0)) errMesg)
executing: drc(metalcapCapEdge via4Edge (sep < (lambda * 5.0)) errMesg)
executing: drc(metalcapCapEdge via3Edge (sep < (lambda * 5.0)) errMesg)
executing: saveDerived(gemAnd(metalcap via3)) errMesg)
executing: drc(metalcapBottomEdge via4Edge (enc < (lambda * 5.0)) errMesg)
executing: drc(metalcapBottomEdge via3Edge (enc < (lambda * 5.0)) errMesg)
DRC started.....Mon Dec 11 19:55:52 2017
completedMon Dec 11 19:55:52 2017
CPU TIME = 00:00:00 TOTAL TIME = 00:00:00
***** Summary of rule violations for cell "DLatch layout" *****
Total errors found: 0

Getting layout propert bag

LVS

