

Transmission Gate Schematic




nMOS width = 600nM, pMOS width = 1.2 uM

Symbol




Layout




D-Latch


Schematic



Layout




Extracted



D-Latch

 $Clk_{period} = 6ns$ $D_{period} = 8ns$ Ris **Schematic Simulation: 24ns** Rise/Fall = 50ps Pulse Width = 4.9ns Legend: D Clk Q




Extracted Simulation: 24ns




The simulation results are basically mirror images of each other (as they should be).

Verification

DRC





```
Net-list summary for /ece/under/rm1096/vlsi-class-Fall-2014/LVS/schematic/netlist
          count
10
5
7
                                         nets
                                        terminals
pmos
nmos
     | Terminal correspondence points N7 N6 CLK N8 N4 D N5 N1 GND N6 N0 Q N9 N3 VDD |
Devices in the rules but not in the netlist:
cap nfet pfet nmos4 pmos4
The net-lists match.
                                                   layout schematic
                                                       yout schema
instances
0 0
0 0
0 0
0 0
0 0
14 14
14 14
             un-matched
             rewired
size errors
pruned
active
total
                                                       nets
0
0
0
10
10
            un-matched
merged
pruned
active
total
                                                                     0
0
0
10
10
                                                       terminals
0 0
             un-matched
matched but
different type
total
```