
ALU Design III


Nahin Ul Sadad Lecturer CSE, RUET




1-bit ALU design

 S_1


1-bit AND gate




1-bit OR gate




1-bit XOR gate




1-bit Adder




1-bit Subtractor




1-bit Adder (Modified)




1-bit Adder/Subtractor




1-bit Multiplier



1-bit Shifter 4-to-1 Multiplexer (MUX)



1-bit Shifter




S_1	S_2	Output	Operation
0	0	А	No Shift
0	1	0	Left Shift
1	0	0	Right Shift
1	1	Х	Х

Input: A Input: 1

Right shift: 0A Right shift: 01

Left shift: A0 Left shift: 10


1-bit Shifter




S_1	S_2	Output	Operation
0	0	Α	No Shift
0	1	0	Left Shift
1	0	0	Right Shift
1	1	Х	Х

0

All the circuits so far



ALU Circuit



1-bit CPU





Figure: 1-bit CPU

ALU Circuit



```
Available Operations:
```


```
ADD,
SUB,
MUL,
AND,
OR,
XOR,
LEFT SHIFT,
RIGHT SHIFT
```

All operations will be executed at the same.

Only one operation must be selected by Control Unit.

Total Operations: 8

1-bit ALU Circuit




Available Operations:

```
ADD,
SUB,
MUL,
AND,
OR,
XOR,
LEFT SHIFT,
RIGHT SHIFT
```

Total Operations: 8
So, selection line must support at least 8 combinations.

1-bit ALU Circuit



We will need a MUX to select our expected output.

As there are eight operations in total, we will use 8 to 1 MUX

$S_2S_1S_0$ 0 5 6

1-bit ALU Circuit 8 to 1 MUX

S_2	S ₁	S_0	Y
0	0	0	I ₀
0	0	1	I ₁
0	1	0	I ₂
0	1	1	I_3
1	0	0	I ₄
1	0	1	I ₅
1	1	0	I ₆
1	1	1	I ₇

$$Y = \overline{S_2}.\overline{S_1}.\overline{S_0}.I_0 + \overline{S_2}.\overline{S_1}.S_0.I_1 + \overline{S_2}.S_1.\overline{S_0}.I_2 + \overline{S_2}.S_1.S_0.I_3 + S_2.\overline{S_1}.\overline{S_0}.I_4 + S_2.\overline{S_1}.S_0.I_5 + S_2.S_1.\overline{S_0}.I_6 + S_2.S_1.S_0.I_7$$

$S_2 S_1 S_0$ 3

1-bit ALU Circuit

Operation	S_2	S_1	S_0	0
AND	0	0	0	I ₀
OR	0	0	1	I ₁
XOR	0	1	0	I ₂
LEFT SHIFT	0	1	1	I_3
RIGHT SHIFT	1	0	0	I ₄
ADD	1	0	1	I ₅
SUB	1	1	0	I ₆
MUL	1	1	1	I ₇

If
$$sel = 0$$
, $S = ADD$
If $sel = 1$, $S = SUB$


If
$$S_1 = 0$$
, $S_0 = 1$, $S = LEFT$ SHIFT
If $S_1 = 1$, $S_0 = 0$, $S = RIGHT$ SHIFT


$S_2 S_1 S_0$ 3


1-bit ALU Circuit


Operation	S ₂	S ₁	S ₀	0
AND	0	0	0	I ₀
OR	0	0	1	I ₁
XOR	0	1	0	I ₂
LEFT SHIFT	0	1	1	I_3
RIGHT SHIFT	1,	0	0	I ₄
ADD	1	0	1	I ₅
SUB	1	1	0	I ₆
MUL	1	1	1	I ₇


If sel = 0, S = ADDIf sel = 1, S = SUB If $S_1 = 0$, $S_0 = 1$, S = LEFT SHIFT If $S_1 = 1$, $S_0 = 0$, S = RIGHT SHIFT















1-bit ALU Circuit




4-bit ALU design

 S_1

4-bit AND gate

0[0]

B[**0**]




4-bit OR gate


0[0]

A[**0**]

B[**0**]




4-bit OR gate




0[0]

B[0]


2-bit Adder/Subtractor




4-bit Multiplier




4-bit Multiplier (Signed Multiplier)






4-bit Multiplier (Signed Multiplier)



4-bit Shifter




S_1	S_2	Output	Operation		
0	0	A[3]A[2]A[1]A[0]	No Shift		
0	1	A[2]A[1]A[0] 0	Left Shift		
1	0	0 A[3]A[2]A[1]	Right Shift		
1	1	X	X		

Input: A[3]A[2]A[1]A[0]


Right shift: 0 A[3]A[2]A[1]


Left shift: A[2]A[1]A[0] 0

4-bit Shifter





All the circuits so far
















If
$$sel = 0$$
, $S = ADD$
If $sel = 1$, $S = SUB$

If
$$S_1 = 0$$
, $S_0 = 1$, $S = LEFT$ SHIFT
If $S_1 = 1$, $S_0 = 0$, $S = RIGHT$ SHIFT


4-bit ALU Circuit





4-bit ALU Circuit 8 to 1 MUX

But this MUX can handle only 1 bit. How can we build 4-bit MUX?




4-bit ALU Circuit 8 to 1 MUX

But this MUX can handle only 1 bit. How can we build 4-bit MUX?

Solution is to use FOUR 8 to 1 MUX for 4 input lines and 4 output lines.

$I_0[0]$ $I_1[0]$ $I_2[0]$ $I_3[0]$ **→** Y[0] $I_4[0]$ $I_5[0]$ $I_6[0]$ $I_7[0]^ I_0[1]$ 1 I₁[1] $I_2[1]$ 2 3 $I_3[1]$ **→** Y[1] I₄[1] I₅[1] $I_6[1]$ I₇[1] $I_0[2]$ 1 $I_1[2]$ 2 $I_2[2]$ 3 $I_3[2]$ → Y[2] $I_4[2]$ $I_{5}[2]$ 5 I₆[2]-6 I₇[2] S[2:0] 3 $I_0[3]$ 1 $I_1[3]$ 2 $I_2[3]$ 3 $I_3[3]$ **→** Y[3] $I_4[3]$ $I_{5}[3]$ $I_6[3]$ I₇[3]

4-bit ALU Circuit 4-bit 8 to 1 MUX



4-bit ALU Circuit 8 to 1 MUX

$ S_2 $	S_1	S_0	Y[3]	Y[2]	Y[1]	Y[0]
0	0	0	I ₀ [3]	I ₀ [2]	I ₀ [1]	I ₀ [0]
0	0	1	I ₁ [3]	I ₁ [2]	I ₁ [1]	I ₁ [0]
0	1	0	I ₂ [3]	I ₂ [2]	I ₂ [1]	I ₂ [0]
0	1	1	I ₃ [3]	I ₃ [2]	I ₃ [1]	I ₃ [0]
1	0	0	I ₄ [3]	I ₄ [2]	I ₄ [1]	I ₄ [0]
1	0	1	I ₅ [3]	I ₅ [2]	I ₅ [1]	I ₅ [0]
1	1	0	I ₆ [3]	I ₆ [2]	I ₆ [1]	I ₆ [0]
1	1	1	I ₇ [3]	I ₇ [2]	I ₇ [1]	I ₇ [0]

 $\begin{array}{lll} Y[3] &=& \overline{S_2}.\overline{S_1}.\overline{S_0}.I_0[3] + \overline{S_2}.\overline{S_1}.S_0.I_1[3] + \overline{S_2}.S_1.\overline{S_0}.I_2[3] + \overline{S_2}.S_1.S_0.I_3[3] + S_2.\overline{S_1}.\overline{S_0}.I_4[3] + S_2.\overline{S_1}.S_0.I_5[3] + S_2.S_1.\overline{S_0}.I_6[3] + S_2.S_1.S_0.I_7[3] \end{array}$

 $\begin{array}{lll} Y[2] &=& \overline{S_2}.\,\overline{S_1}.\,\overline{S_0}.\,I_0[2] + \overline{S_2}.\,\overline{S_1}.\,S_0.\,I_1[2] + \overline{S_2}.\,S_1.\,\overline{S_0}.\,I_2[2] + \overline{S_2}.\,S_1.\,S_0.\,I_3[2] + \,S_2.\,\overline{S_1}.\,\overline{S_0}.\,I_4[2] + \\ S_2.\,\overline{S_1}.\,S_0.\,I_5[2] + S_2.\,S_1.\,\overline{S_0}.\,I_6[2] + S_2.\,S_1.\,S_0.\,I_7[2] \end{array}$


$S_2 S_1 S_0$ $I_0[3:0]_{-}$ 0 $I_1[3:0]$. 1 $I_2[3:0]$. 2 $I_3[3:0]$ -3 **Y[3:0]** $I_4[3:0]$ 4 5 I₅[3:0] -I₆[3:0] 6 I₇[3:0]-

1-bit ALU Circuit

Operation	S ₂	S ₁	S ₀	Y[3]	Y[2]	Y[1]	Y[0]
AND	0	0	0	I ₀ [3]	I ₀ [2]	I ₀ [1]	I ₀ [0]
OR	0	0	1	I ₁ [3]	I ₁ [2]	I ₁ [1]	I ₁ [0]
XOR	0	1	0	I ₂ [3]	I ₂ [2]	I ₂ [1]	I ₂ [0]
LEFT SHIFT	0	1	1	I ₃ [3]	I ₃ [2]	I ₃ [1]	I ₃ [0]
RIGHT SHIFT	1	0	0	I ₄ [3]	I ₄ [2]	I ₄ [1]	I ₄ [0]
ADD	1	0	1	I ₅ [3]	I ₅ [2]	I ₅ [1]	I ₅ [0]
SUB	1	A	0	I ₆ [3]	I ₆ [2]	I ₆ [1]	I ₆ [0]
MUL	1	1	1	I ₇ [3]	I ₇ [2]	I ₇ [1]	I ₇ [0]

If sel = 0, S = ADDIf sel = 1, S = SUB If $S_1 = 0$, $S_0 = 1$, S = LEFT SHIFT
If $S_1 = 1$, $S_0 = 0$, S = RIGHT SHIFT

4-bit ALU Circuit



Home Work: Design a 2-bit ALU that supports following operations: AND, LEFT SHIFT, MUL & SUB.

Thank You ©