# Boothis Algoriethm

Booth's multiplication algorithm multiplies two signed binary numbers in two's correpterment notation. It exam. ines adjacent pains of bits of the Nbit multipliete Y in signed two's complement representation, including an implicit bit below the least significant bit, y\_=0. For each bit y; the bits y; and yi- are considered. Where these two bits are equal, the product accum-Watore P is unchanged. If y = 0 and Yi-1=1. the multiplicand times 2' is added to P. It Y;=1 and Y;==0, the multiplicand times 2' in subtreacted from p. The final value of P is the signed product.

The oredere of steps is not determined. Typically it proceeds from LSB to MSB, starcting at i=0. The multiplication by

i in them typically replaced by incream ental shifting of the Paccemulator to the right between steps.

Booth's Algorithm can be impleme nted by repeatedly adding one of two predeterninged values A and 5 to a product P, then percforeming a right. wated areithmetic shift on P. Let M and Q be the multiplicand and mulipliere, respectively. Let, N represent the number of bits.

1. Deteremine the values of A and S. and the initial value of P.

(i) A: Fill the most significant bits with the rather of M and remaining bits with zercors.

(ii)s: fill the most significant bits with the value of - M in two's complement notation and turnaining bits with zetter. Zercos. To the right of this, apped the volus

(Staret) m+ multiplecano at Multiple = Noumbere of Aruthmatic Shi No N = ?0 Yes

of a. Fill the least significant bit with 2/11 they are of find the value of PtA Ignotie amy overeflow. (ii) If they are 10, find the value of P+S. Ignotie any overeflow. . (iii) If they are so one of 11, use P direct ly in the neset step. 3. Arcithonatically shift the value obtain ned in the second step by a single place to the right, let P now be equal to its new value. 4. Repeat steps 2 and 3 until N is O. 5. Drup the least significant bit from P That is the result of m multiplied, by Q.

Datapath Controllete


## Barcrel Shiftere

A barered shifter is a logic circuit for shifting a world by a varying amount. It has a control is put that specifies the number of bit positions that it shifts by. It is implemented using a requesce of shift multiplements. It a requesce of shift multiplements. It can shift bits without the use of amy can shift bits without the use of any

one way to implement it is a requestion of multiplemeter where the output of one multiplemete is connected to the imput of the next multiplemete in a imput of the next multiplemete in a way that depends on the shift distance.

To see how a baterel shiftere words, who see an example of 4-bit barerell shiftere.

we have taken foure 4-to-1 MUX fore this purepose. The data bits are connected




when, So = #1 and S1 = 0, no. 1 pin of all the MUXs will be active. So, the output will be you do dy indo y = dy and y = do the wifted 1-bit to the wift free on the input.

similarly fore other selections, the outputs will be different.

5,	50	43 42 4, 40	
0	0.	de de do	no change
0	1	de de do de	left shift-1 bit
1	0	d, do da da	left shift- 2bit
1	1	do do de de	right shif-2bit
		tun do	de Louis has be
		Treuth tabl	e la

with some missore changes to the connections, we can execute another another shiftere that will work the opposite way then this one.



S1 50	43 42 41 40	
00	de de di do	no change
0 1	do d3 d2 d1	night shif-1bit
1 0	de do da da	right shift-2bit
		left shif-2bit
1 1	d2 d1 d0 d3	left shif-1bit
	Treath 4	able

## Memory Hiercarcally

An economical solution to the desire of unlimited amounts of forst memory, is a memory hiercarchy. It takes advantage of locality and treade-offs in the cost-pereforemence of memory technologies.

The priesciple of locality rays that most program do not access all code or data eniforemly. Locality occurs in time and in space.

	capacity	Laterry	cost/GB
- :	10000 of bits		\$\$\$\$
1.0.	MIOKB-10 MB		~\$1000€
51-111	~1068	80 m	~\$10
DRAM	1 000	100,48	~\$1
Flash(SSD)	~178	10000	~\$0.10
Hard Diok	1 10		ensive a

Since fast memory is expensive, a memory hierarchy is organized into memory hierarchy is expensive and pere byte than the more expensive the pere byte than the

the preocessore. The good is to presside a memory system with cost pere byte almost as low as the cheapest level of almost as low as the cheapest level of memory and speed admost as first as memory and speed admost as first as the fastest level. A memory hierarcay the fastest level. A memory hierarcay can consist of multiple levels, but date is copied between only two adjacent is copied between only two adjacent




Fig: memory Hiercarchy

Volatile memory means it only contains data only when it is powered on. It loses to contents when powere is turened off. its contents when powere is turened off. whereas, non-volatile memory can contain whereas non-volatile memory can contain data even after powere being turened off.

The machine treamsparceontly stories data in forst ore slow memory, depending on usa ge patterens.

Data are stored in registers before they can be sent to ALV fore opercation. They can be sent to ALV fore opercation. Cache memory stores data that are frequently accessed.


Preogream's instructions and data are temporeariety first loaded into main meanory beforee terraning.

os and other pregreams are storced in secondary memory paremanently.


### Registeres

Dflipflop; It updates its contents when there is a clock pulse. Otherewise, it acts as memory.

ELK	0	Q(++1)
0	X	Memory
1	0	0
1	1	1 1



1-bit Registere:




At negative clock cycle, D flip-flop will not update its content regardless of selection and imput value.

At positive clock cycle, D Flip-Flop will update its content when Sel=0, Don't will


will be relected by the Mux. So, don't will remain same in Flip-Flop. When Sel=1. the Mux will select Din and data will get updated in Flip-Flop according to Din.

We can use the selection to tread one write a registere, when sel=1, we are \$ percforeming a write operation. But, when sel=0, although we are writing the same value again, we are also getting the prenously storud value as output. Thus, a read operation is percforemed.


2-bit Reginterced:



#### 3-bit Registere:



4-bit Registere:



## Data Repræsentation in Computere Syntems

Decimal to Binatry Convertisions: Freaction al values can be approximated in all al values can be approximated in all base systems. Unlike integer values, base systems Unlike integer values, tractions do not necessarily have exact tractions between its freaction part of a number from its freaction part of a number from its freaction and paret.

We can convert freations between different bases using methods and and gows to the repeated subtreation and division remainder methods for conveting integers.

often things do not work out quite so every, and we end up with reparting fractions. The quantity 1 is exacting tractions. The quantity 1 is exactly to presentable in the binary and by representable in the binary and by representable in the binary and by representable in the binary and

The quantity o.1 is estably terpresentable in the decimal system, but is not in the binary numbering system.

reactional decimal values have non-zero decimal point. Freational values of the other tradise systems have non-zero other tradise systems have non-zero digits to the tright of the tradise point. Numerous to the tright of the readise Numerous to the tright of the readise point point teptersent negative powers of the point teptersent negative powers of the

As with whole-number convertsing one we can use either of two method and an ds- a subtreaction method. The subtreaction method. The subtreaction method fore subtreaction method fore octions is identical to the # subtreaction method fore ical to the # subtreaction method fore ical to the # subtreaction method fore ical to the # subtreaction of subtreaction ing positive powers of the foreget readix ing positive powers of the foreget readix ing positive powers of the

readise. We always staret with the largest value firest to, where to ins overe readise, and work oure way along using largere negative exponents. This method works with any borse, not just binary

$$0.8125 - 0.5000 = 2^{-1} \times 1$$

$$0.3125 - 0.2500 = 2^{-2} \times 1$$

$$0.0625 - 0.0625 - 0.0625 = 2^{-4} \times 1$$

no of hour of the

· 0.812510 = 0.11012

In the multiplication method, we multiply the freaction the paret by 2, take the decimal part and treep mult iplying the freation paret rentill the product becomes zerco. This method also works with any base.

1.6250 ×2 1.6250 ×2 0.5000 ×2 1.0000

:.0.8125<sub>10</sub> = 0.1101<sub>2</sub>

Floating Point Representation: The signed magnitude, one's complement and two's complement representation and two's complement representation deal with integer rames only, without modifications, these foremats are not modifications, these foremats are not useful in scientific ore business applications that deal with real members cations that deal with real members values. Floating point representation rolves this problem.

we can percforeron floating point adendations using any integere forcond and integer forcond in floating point examination. It is called the this became floating point whis ed like this became floating point whis

arcen't storced as such, we just create programs that make it seem as if floating point values are being used. most of today's computers are equipped with specialized haredware that peteforems floating point are thematic with no special progreaming toquited Floating-point numbers allow an architratey numbers of decimal places to the decimal point. They are often expressed in scientific notation. computeris use a forem of scientific notation for floating point represer ntation. In digital computers, floating point numbers consist of three parets: a sign bit, an exponent paret (reptiesenting the emponent on a powere of 2). and a freactional paret called a significant (also called mantinsa). Sign Mantinsa Emponent

Computere representation of a floating point number comsists three fixed sized fields;

- 1. Sign 2. Esponent
  - 3. significand

sign Exponent significant

This is the standard are reargement of these fields.

The one-bit sign field is the sign of the storced value.

The size of the exponent field. deterrances the trange of values that can be represented.

The size of the significand terpresents deteremines the precision of the representation.

In the hypothetical "simple model" @ A floating point number is 14 bits in rength (1) The expensent field in 5 sits

(iii) The significant field in 8 bits.

The signicand of a floating point number is always preceded by an implied binary point. Thus, the significand always contains a fractional binary value. The exponent indicates the binary value. The exponent indicates the power of 2 to which the significand is revised.

Let's say, we wish to store the

Let's say, we wish to store the decimal + number 17 in this model.

We know, 17 = 17.0×10° = 0.17×10°. In binary,

We know, 17 = 0.0001×25. If we were

17.0 = 10001×2° = 0.0001×25. If we wase

17.10 = 10001×2° = 0.0001×25. If we wase

Whis forem, our freational paret will

the 10001000 and our exponent will

be 00101.

# [0 0 0 1 0 1 1 0 0 0 1 0 0 0 0

Using this forem, we can stone numbers of much greatere magnitude them we could using a fixed point representation

of 14 bits.

Any number can be stored mutiple trepresentations using this model. These representations are symanyonono, but they can cause confusion.

Anothere problem in this model is, there is no allowance fore negative exponents. There is no way to express o.5 (21). Since there is no sign in the exponent field.

To turotre the problem of symonymous forcers, we will establish a

trule that the first digit of the signiticand must be 1, with no ones to
ificand must be 1, with no ones to
the left of the readise point. This
the left of the readise point. This
presens is called noremalization. It
presents in a verigne patteren fore
each floating number.

In this model, all significands must have the forem 0.1xxxxxxx.

Forc example, 4.5 = 100.1×2° = 0.1001×2°. This is the notemalized expression.

To preoride for negative exponents, we will use a biased exponent. A bias is a number that is approximately midway in the trange of values expressible by the exponent. We subtract the bias from the value in the exponent to determine its true value. In oure corse, we have a 5-bit

exponent.

25-1-1=24-1=15 Thus, we will use 15 fore our biers. Oure exponent will use excess-15 representation. In this model, exponent values less than 15 are Agative, toparenting freactional numbers.

Force enample, let's exprients 3210 in the revised 14-bit floating model.

32,0 = 1 0 x 25 = 0.1 x 26

To use our excess-15 biased exponent we add 15 to \$6, giving 21,0= (10101)2 50, we have.

				( 0		14	-	
0	10101	1 1	0	0	0	0	0	00
0	10101	100	0					-

The IEEE has established a standard fore Hoating-point numbers. The IEEE-754 single precision floating point standard was an an 8-bit esponent, with a bias of 127, and a 23 bit significand.

The IEEE-754 double priecision standard uses an 11-bit exponent, with a view of 1023, and a 52 bit significand.

In both IEEE single precision and double precision floating point standouble precision floating point standard the significant has an implied dard the significant has an implied at to the left of the reading point. The

forcemat fore significand using the IEEE forcemat is 1.xxx...

fore enample, 4.5 = 0.1001×23 in IEEE foremant is. 4.5 = 1.001×22. The 1 is implied, which means it does not need to be listed in the significand.

let's express -3.75 ors a floating point number wring IEEE single point number wring IEEE single

-3.75=-11.112=-1.111x2

The bias is 127, so, 127+1=128=10000000

since, we have an implied I in the significand, this equates to

 $-1.111 \times 2^{128-127} = -1.111 \times 2^{1} = -11.11 = -3.75$ 

Voing the IEEE-754 single precision floating point standard:

i. an exponent of 255 indicates a special value.

special value.
ii. if the significant is zero. the value is ±infinity.

the value is NaN(not a number), often used to flag an exercise condition. Using the doubte precision standard 1. The special exponent value fore a doubte precision number is 2047. Most. FPUs use only the doubte precision standard.

Bothe the 14-bit model and the IEEE-154 floating point standard about two trepresentations fore zero. Zero is indicated by all zeros in the seronent and the significand, but the sign bit can be either 0 or 1.

This is why, it is the commended to avoid testing a floating-point value fore equality to zerro. Negative zerro does not equal positive zerro.

Floating-Point Aruthonatic;

Floating point addition and subtraction are done using methods analogours to how we percepture calculatgours to how we percepture. The ions using pencil and papers. The ions using pencil and papers. The first thing that we do in express first thing that we do in express both opercands in the same exponeboth opercands in the numbers, nhad powers, then add the numbers, nhad powers, then add the numbers, preserving the exponent in the sum. If the exponent requires adjustment, use do so at the end of the calculatwe do so at the end of the calculat-

fore escample, let's add 12,0 and 1.25,0 using 14-bit floating point model.

12,0 = 1100 x2 = 0.11 x24

 $1-25_{10} = 1.01 \times 2^{0} = 0.101 \times 2^{1}$  $= 0.000101 \times 2^{4}$ 

0.000101

Thus, the sum is 0.110101x24.

Floating point multiplication is also cateried out in a mammere akin to how we pereforem multiplication using pencil and papere. We multiply the two operands and add their exponents. If the exponent neghines adjustment, If the exponent neghines adjustment, we do so at the end of the calculation.

Fore exprosple, let's multiply 12,0 and 1.25,0 using 14-bit floating point model.

12,0 = 0.1100×2 1.25 = 0.101×2'

Thus the preduct is 0.01111 x25 = 0.1111 x24.

The noremalized product requires an exponent of 1910= 100112.

No mattere how many bits we use in floating point representation, our model must be finite. The real number bete system is infinite, so our model can give nothing more than an apprecian give nothing more than an appreciantion of a real value.

At some point, every model breaks down, introducing exercores into our calculations. By using greater number of bits in our model, we can reduce these exercores, but we can reduce these exercores, but we can never totally illiminate them.

Oure job & becomes one of treducing extreme, one being at least awate of exercise in the possible magnitude of exercise in we must be awate our calculations. We must be awate of the exercise can compound through of the exercise can compound through repetitive are illimatic operations.

For example, oure 14-bit model can not exactly represent the decimal value 128.5. In binary, it's 9 bit wide. 128.5= 100000000.12

when we try to express 128.5% in our 14-bit model, we lose the low-ordere bit, giving a relative excreve of 128.5-128 \$\infty\$ 0.39%.

If we had a procedure that repeat-

If we had a priocedure that trepeatedly added 0.5 to 128.5, we would have an exercise of nearly 2% after only 4 itercations.

Floating-point erercors can be reduced when we use operands that are ed when we use operands that are similar in magnitude. If we were repeatedly adding 0.5 to 128.5, it would have been better to relatively to add 0.5 to itself and then add 128.5 to

this sum. In this example, the error was coursed by loss of low-ordere bit. Loss of the high ordere bit is more problematic.

Floating-point overeflow and worder flow can progreams to store is no recome ow occurrers when there is no recome to store high order bits resulting to store high order bits resulting from a calculation. Under flow occurs when the rusult is too small occurs when the rusult is too small to store, possibly resulting in division to store, possibly resulting in division by zero.

ere foremat is the difference between the largest and the smallest values that can be expressed.

numeric representation approximates a true value. The precision of a number indicates how much informa-

tion we have about a value.

most of the time, greater precision leads to better accreteracy, but this is not always true. For example, 3.1333 is a value of pi that is accutente to two digits, but has 5 digits of precision.

There are other problems with floating point numbers. Because of treancated bits, we cannot always assume that a pareticular floating assume that a pareticular floating point operation is associative or distributive. This means that we can not ributive. This means that we can not assume:

(a+10)+e=a+(b+c)
ax(b+c)=ab+bc

morecovere, to test a floating point value fore equality to some others of members, it is best to declare a measures to x epsilon value fore

example, instead of checking to we if floating point & is equal to 2 as follows:

if (n == 2):

it is bettere to use

if (abs(x-2) Lepsilon)...

assuming we have defined epsilon correctly.

### Cache Memory

component that treamspareently testains on eaches data from recently accessed locations. Cache memory is designed to to the memory access time of expensive, high speed memory combined with the large memory size of less expensive, lower speed memory. It data is cached, access can be very fast. Otherwise, targer and slower cache or memory is accessed.

Computere systems efter use multiple levels of caches. It is widely
iple levels of caches . It is widely
applied beyond hardware (e.g. web
caches).

cache Access: When a precessore need to read to data, it rends the addresses to eache. There are possible scenar ios that can happen: i Cache hit: Data fore this address is

ii Cache mins: Data is not in cache. Fetch data freem memory and read it to the preocessore. Also retain the data in the cache teplacing roome othere data.

Due to these cases, memory access time can differe. The preocessore needs to deal with this Problem.

Cache Metrics:

Hit tratio = hits + minner

Mins ratio, MP= hits+minses

HR=1-MR MR=1-4R

Average Memory Access Time (AMAT) = Hit Timet

Miss Ratio x Miss Penalty

The goal of caching is to improve average memory access time. This formula can be applied recrevisively in multi-level hirercarechiers, such as-AMAT = Hit Time, + Miss Ratio, XAMAT, = Hit time, + Mins Patio, x (Hit time, 2 + Mins Ration X AMATLS) +

The idea in to have greatere hit teatio to lowere average memory access

Basic Cach Algorithm; 100 référence to Mem[x], look forc x among cache tags. 2 It there is a hit, tread the data

and change that data if necessary.

3. It x is not found in TAGE of any cache time i.e. a Miss, relect some time K to hold Meson [x] fore replacement relection. Read the data, not TAG fore that data and storce that data into the allocated memory rocation.

Direct Mapped Caches: Each word in memory maps into single cache line. To occess a cache with 2" lines -1. Indese into cache with n-address with (the index with)

2. Read out valid bit, tag and data.

3. If valid bit is I and tag matches uppere address bits, then we have a

Paret of the address (index bits) is encoded in the location. Tog and Index bits umambigacisty identify the data's address.

Block Size: To take advantage of locality. we increase block size. Anothere advantage is, it reduces size of tag memory. But a potential disadvantage is there would be fewere blocks in the cache.

Block Site Treadeoffs: Largete block sites take advantage of spatial locality. It increts largete mins penalty since it takes longere to treamsfere the block into the cache. It can increase the average hit time and mins reate.

Fully Associative Cache: In this caches amy address can be in any location. So, any address can be in any location. So, there is no need fore cache indess. It there is no reed fore cache in mo confalso flerible since there is no confalso flerible since there is no confalso that mines. But this cache is expensive as it has to compare tages of out ive as it has to compare tages of out

one. This can be implemented in hard water It is called a CAM.

N-way set-Amociative cache: It compressed for and fully associative cache. It comparers all tags from all ways in parcallel. An all tags from all ways in parcallel. An N-way cache can be seen as N direct map mapped caches in parcallel. Direct map ped and fully-associative caches are just special cases of N-way set-associative caches are just special cases of N-way set-associative caches.