Combinational Circuits

S.M. Shovan

Contents

Decoder

Encoder


Multiplexers

Demultiplexer

Decoding

- Decoding the conversion of an n-bit input code to an m-bit output code with
 - $n \le m \le 2^n$ such that each valid code word produces a unique output code
- Circuits that perform decoding are called *decoders*
- Here, functional blocks for decoding are
 - called *n*-to-*m* line decoders, where $m \le 2^n$, and
 - generate 2^n (or fewer) minterms for the n input variables

2-to-4 Decoder diagram




Sı	S_0	Ε	00	01	02	03
X	X	0	0	0	0	0
0	S ₀ X 0 1	1	1	0	0	0
0	1	1	0	1	0	0
1	0	1	0	0	1	0
1	1	1	0	0	0	1


(b)

2-to-4 Line Decoder

\mathbf{A}_1	Ao	D o	\mathbf{D}_1	\mathbf{D}_2	D ₃				
0	0	1	0	0	0				
0	1	0	1	0	0				
1	0	0	0	1	0				
1	1	0	0	0	1				
(a)									



2-to-4 decoder with enable




EN	Aı	Ao	Do	D_1	D_2	D ₃
0	Χ	Χ	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1
			(a)			

3-to-8 decoder (without enable)


A2	A1	A0	D0	D1	D2	D3	D4	D5	D6	D7
0	0	0	1							
0	0	1		1						
0	1	0			1					
0	1	1				1				
1	0	0					1			
1	0	1						1		
1	1	0							1	
1	1	1								1

3-to-8 decoder (without enable)



Decoder Expansion (3-to-8 using two 2-to-4)


A ₂	\mathbf{A}_1	Ao	D ₇	D_6	D ₅	D_4	D ₃	D_2	D ₁	Do
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0




Encoding

- Encoding the opposite of decoding the conversion of an m-bit input code to a n-bit output code with $n \le m \le 2^n$ such that each valid code word produces a unique output code
- Circuits that perform encoding are called encoders
- An encoder has 2^n (or fewer) input lines and n output lines which generate the binary code corresponding to the input values
- Typically, an encoder converts a code containing exactly one bit that is 1 to a binary code corres-ponding to the position in which the 1 appears.

Encoder



Decimal to BCD Encoder



Decimal to BCD Encoder


	MARK	BCD	BCD CODE		
DECIMAL DIGIT	A ₃	Az	A1	Ao	
0	0	0	0	0	
1	0	0	0	1	
2	0	0	1	0	
3	0	0	1	1	
4	0	1	0	0	
5	0	1	0	1	
6	0	1	1	0	
7	0	1	1	1	
8	1	0	0	0	
9	1	0	0	1	

$$A_{3} = D_{8} + D_{9}$$

$$A_{2} = D_{4} + D_{5} + D_{6} + D_{7}$$

$$A_{1} = D_{2} + D_{3} + D_{6} + D_{7}$$

$$A_{0} = D_{1} + D_{3} + D_{5} + D_{7} + D_{9}$$



Priority Encoder

- If more than one input value is 1, then the encoder just designed does not work.
- One encoder that can accept all possible combinations of input values and produce a meaningful result is a *priority encoder*.
- Among the 1s that appear, it selects the most significant input position (or the least significant input position) containing a 1 and responds with the corresponding binary code for that position.

Priority Encoder

$$A_{2} = \overline{D}_{4}$$

$$A_{1} = \overline{D}_{4}D_{3} + \overline{D}_{4}\overline{D}_{3}D_{2} = \overline{D}_{4}F_{1}, F_{1} = (D_{3} + D_{2})$$

$$A_{0} = \overline{D}_{4}D_{3} + \overline{D}_{4}\overline{D}_{3}\overline{D}_{2}D_{1} = \overline{D}_{4}(D_{3} + \overline{D}_{2}D_{1})$$

$$V = D_{4} + F_{1} + D_{1} + D_{0}$$

No. of Min-ter		Inputs						Outputs				
ms/Row	D4	D3	D2	D1	D0	A2	A1	A0	V			
1	0	0	0	0	0	X	X	X	0			
1	0	0	0	0	1	0	0	0	1			
2	0	0	0	1	X	0	0	1	1			
4	0	0	1	X	X	0	1	0	1			
8	0	1	X	X	X	0	1	1	1			
16	1	X	X	X	X	1	0	0	1			


Multiplexers

• A multiplexer selects information from an input line and directs the information to an output line


• A typical multiplexer has n control inputs $(S_{n-1}, ... S_0)$ called selection inputs, 2^n information inputs $(I_{2-1}, ... I_0)$, and one output Y

• A multiplexer can be designed to have m information inputs with $m < 2^n$ as well as n selection inputs


Multiplexers




4-to-1 multiplexer circuit implementation



•
$$Y = (\overline{S}_1 \overline{S}_0) I_0 + (\overline{S}_1 \overline{S}_0) I_1 + (\overline{S}_1 \overline{S}_0) I_2 + (\overline{S}_1 \overline{S}_0) I_3$$



Demultiplexer



Circuit implementation

$$A = b$$
 a F
 $B = b$ a F
 $C = b$ a F
 $D = b$ a F

