Programmable Logic Array (PLA)

Mahit Kumar Paul Assistant Professor, Dept. of CSE RUET, Rajshahi-6204

> mahit.cse@gmail.com mahit@cse.ruet.ac.bd



- A <u>Programmable Logic Device (PLD)</u> is an electronic component used to build reconfigurable digital circuits. Unlike a logic gate, which has a fixed function, a PLD has an undefined function at the time of manufacture. Before the PLD can be used in a circuit it must be programmed, that is, reconfigured.
- A <u>Programmable Logic Array (PLA)</u> is a kind of programmable logic device used to implement **Combinational** logic circuits.
- PLA is a circuit that allows implementing Boolean functions in sum-of-product form.




- Both AND and OR arrays are programmable.
- The number of AND functions in the AND array is independent of the number of inputs.

• Similarly, the number of OR functions in the OR array is independent of both the number of inputs and number of AND functions in the AND array.



$$F1 = AB' + AC$$


F2 = BC + AC




PLA...

:
$$5 \times 8 \times 4$$
 PLA shown symbolically and programmed for:
 $Z_1 = p_1 + p_3 + p_4 + p_5$: $Z_1 = abde + abcde + bc + de$
 $Z_2 = p_2$: $Z_2 = ace$
 $Z_3 = p_4 + p_5 + p_7 + p_8$: $Z_3 = bc + de + cde + bd$
 $Z_4 = p_2 + p_6$: $Z_4 = ace + ce$


PLA...




PLA Floorplan




PLA Floorplan...












Internal Structure

- Consists of one transistor and one capacitor.
- Memory bit is stored as charge across the capacitor.
- Charged capacitor indicates logic 1 and no charge indicate logic 0.
- The capacitor is accessed through the pass transistor.
- When the pass transistor is ON, the capacitor can be read or written.




Internal Structure...

• When the transistor is OFF, the charge across the capacitor should remain as it is. So in ideal case the capacitor should not lose its charge. But in the actual case, there will be some leakage current and because of that the capacitor will lose it's charge gradually. For this reason, the dynamic cell requires the periodic **refresh cycles**. That's why it is called Dynamic RAM.

Read Operation


- First, the pass transistor should be turned ON. This can be done by applying voltage across the Word Line (WL).
- When voltage is applied on the WL, charge across the capacitor will be available at Bit Line (BL).
- Then using the Sense Amplifier, the voltage available at BL is read.



Read Operation...


• Increasing Read Speed: Let, initially WL is ON, BL=0, Capacitor charge is 2V (logic 1). Then BL will receive 2V from OV via Pass Transistor and read operation is done. But if BL is pre-charged such as 1V initially then it will receive voltage from 1V to 2V via pass transistor and read operation is done. This is faster than when BL=0 initially. That's way, pre-charging can increase read speed.

increase read speed.



Write Operation

- During the read operation the BL is pre-charged to some finite value.
- Then the WL is set to High and the pass transistor is turned ON.
- Thus the voltage on BL will be moved to the capacitor through the pass transistor. That's way, Write Operation is performed.




Internal Structure

- Consists of 6 transistors (T).
- Out of the 6T, two transistors are the pass transistors(5 & 6) which will give access to the BL.

• Remaining 4T are cross-coupled inverters. Transistor 1 and 2 form the 1st CMOS inverter; Transistor 3 and 4 form the 2nd CMOS inverter.

BL VDD 3 BL

Internal Structure (Simplified form)




Internal Structure

- In case of SRAM Cell, the <u>memory bit is stored</u> between the two cross coupled inverters.
- Lets, if we have latched logical 1 then at the output of the 1st inverter will be logical 0. Again the output of the 2nd inverter will be logic 1.
- So, as far as the power is supplied to the SRAM, the logic 1 will be get circulated between the two inverters. Thus we do not require any kind of refresh cycles during the SRAM operation. That's why, called static RAM.

Read Operation


- First of all, the two pass transistors are turned on applying High Voltage to the WL.
- When pass transistors are turned ON, whatever voltage at point Q will be available at BL and voltage at Q' will be available at BL'.
- Then using the sense amplifier, we can sense the voltage difference between BL and BL' and can read that voltage of SRAM Cell.



Write Operation

- Whatever voltage is required to be written on the inverter pair, is to be applied on the BL.
- Lets, initially BL= logic 1, inverter pair contains logic 0, BL'= logic 0.
- When WL will be high, then inverter pair will be written by logic

1.



SRAM Vs DRAM

	SRAM (Static RAM)	DRAM (Dynamic RAM)
Usage	Cache Memory	Main Memory
Speed	Very Fast	Fast
Cost	Costly	Cheaper than SRAM
Density	Low	High

References

- [1] https://www.youtube.com/watch?v=r787m_IaR1I&t=9s
- [2] http://www.iosrjournals.org/iosr-jvlsi/papers/vol8-issue1/Version-1/E0801014346.pdf

Thanks