# ALU Design Example (1-bit & 4-bit)

Nahin Ul Sadad Lecturer CSE, RUET

#### **ALU in CPU**





Figure: 1-bit CPU

- Program Counter will have address of next instruction to be executed in current clock cycle.
- 2. Address in PC will be sent to RAM to retrieve instruction.
- 3. Instruction will be decoded by control unit and will select registers and/or immediate values.
- Data within registers and/or immediate values will be sent to Arithmetic and Logic Unit (ALU) to perform operations.
- 5. The **ALU** will perform operation and result will be sent to the register to be written.
- Finally, PC will be incremented to point to the next instruction in next clock cycle.

#### **ALU in CPU**



**Figure:** 1-bit CPU

- Program Counter will have address of next instruction to be executed in current clock cycle.
- 2. Address in PC will be sent to RAM to retrieve instruction.
- 3. Instruction will be decoded by control unit and will select registers and/or immediate values.
- Data within registers and/or immediate values will be sent to Arithmetic and Logic Unit (ALU) to perform operations.
- 5. The **ALU** will perform operation and result will be sent to the register to be written.
- 6. Finally, PC will be incremented to point to the next instruction in next clock cycle.

Unit (ALU)

# **ALU Basics**

#### **ALU**

Arithmetic Logic Unit (ALU) is a combinational digital circuit that performs arithmetic and bitwise operations on integer binary numbers. It is a fundamental building block of Central Processing Unit (CPU) of computers.

The inputs to an ALU are the data to be operated on, called operands, and a code indicating the operation to be performed. The ALU's output is the result of the performed operation.

In many designs, the ALU also has status/FLAG inputs or outputs, or both, which convey information about a previous operation or the current operation, respectively, between the ALU and external status/FLAG registers.

#### **Functions of ALU**

#### a. Arithmetic operations:

- 1. Add: A and B are summed and the sum appears at Y and carry-out.
- 2. Add with carry: A, B and carry-in are summed and the sum appears at Y and carry-out.
- **3. Subtract: B** is subtracted from **A** (or vice versa) and the difference appears at **Y** and **carry-out**. For this function, carry-out is effectively a "borrow" indicator. This operation may also be used to compare the magnitudes of **A** and **B**; in such cases the **Y** output may be ignored by the processor, which is only interested in the status bits (particularly zero and negative) that result from the operation.
- 4. Subtract with borrow: B is subtracted from A (or vice versa) with borrow (carry-in) and the difference appears at Y and carry-out (borrow out).
- **5.** Two's complement (negate): A (or B) is subtracted from zero and the difference appears at Y.
- **6.** Increment: A (or B) is increased by one and the resulting value appears at Y.
- 7. Decrement: A (or B) is decreased by one and the resulting value appears at Y.

#### **Functions of ALU**

#### b. Bitwise logical operations:

- 1. AND: the bitwise AND of A and B appears at Y.
- 2. OR: the bitwise OR of A and B appears at Y.
- 3. Exclusive-OR: the bitwise XOR of A and B appears at Y.
- 4. Ones' complement: all bits of A (or B) are inverted and appear at Y.
- **c. Bit shift operations:** ALU shift operations cause operand **A** (or **B**) to shift left or right (depending on the opcode) and the shifted operand appears at **Y**.
  - 1. Arithmetic shift: The operand is treated as a two's complement integer, meaning that the most significant bit is a "sign" bit and is preserved.
  - **2. Logical shift:** A logic zero is shifted into the operand. This is used to shift unsigned integers.
  - **3. Rotate:** The operand is treated as a circular buffer of bits so its least and most significant bits are effectively adjacent.
  - **4. Rotate through carry:** The carry bit and operand are collectively treated as a circular buffer of bits.

## **Functions of ALU**

Туре	Left	Right
Arithmetic shift	89 7 6 5 4 3 2 1 0 0 0 0 1 0 1 1 1 0 0 1 0 1 1 1 0 0	7 6 5 4 3 2 1 0 1 0 0 1 0 1 1 1 1 1 0 0 1 0 1 1
Logical shift	89 7 6 5 4 3 2 1 0 0 0 0 1 0 1 1 1 0 0 1 0 1 1 1 0 0	7 6 5 4 3 2 1 0 0 0 0 1 0 1 1 1 0 0 0 0 0 1 0 1 1
Rotate	7 6 5 4 3 2 1 0 0 0 0 1 0 1 1 1 0 0 1 0 1 1 1 0	7 6 5 4 3 2 1 0 0 0 0 1 0 1 1 1 1 0 0 0 1 0 1 1
Rotate through carry	7       6       5       4       3       2       1       0       C         0       0       0       1       0       1       1       1       1       1         0       0       1       0       1       1       1       1       1       0	7       6       5       4       3       2       1       0       C         0       0       0       1       0       1       1       1       1       1         1       0       0       0       1       0       1       1       1       1

#### **FPU**

A floating-point unit (FPU, colloquially a math coprocessor) is a part of a computer system specially designed to carry out operations on floating-point numbers. Typical operations are addition, subtraction, multiplication, division, and square root.


In general-purpose computer architectures, one or more FPUs may be integrated as execution units within the Central Processing Unit (CPU). However, many embedded processors/microcontrollers do not have hardware support for floating-point operations.

When a CPU is executing a program that calls for a floating-point operation, there are three ways to carry it out:


- 1. A floating-point unit emulator (A floating-point library/Software).
- 2. Add-on FPU (Coprocessor/Not inside Processor).
- 3. Integrated FPU (Inside Processor).

# Example 1: 1-bit ALU design


# 1-bit AND gate



# 1-bit OR gate




# 1-bit XOR gate




# 1-bit Adder

		_	Α	В	Cin	Cout	S	
Г			0	0	0	0	0	
A		S	0	0	1	0	1	
B →	FA	——→ Cout	0	1	0	0	1	$S = A \overline{B} \overline{Cin} + \overline{A} \overline{B} \overline{Cin} + \overline{A} \overline{B} \overline{Cin} + A B Cin$
Cin ───			0	1	1	1	0	Cout = A B + A C + B C
			1	0	0	0	1	
			1	0	1	1	0	
			1	1	0	1	0	
			1	1	1	1	1	


# 1-bit Subtractor




# 1-bit Adder (Modified)




# 1-bit Adder/Subtractor




# 1-bit Multiplier



# 1-bit Shifter 4-to-1 Multiplexer (MUX)



# 1-bit Shifter




$S_1$	$S_2$	Output	Operation
0	0	А	No Shift
0	1	0	Left Shift
1	0	0	Right Shift
1	1	Х	Х

Input: A Input: 1

Right shift: 0A Right shift: 01

Left shift: A0 Left shift: 10


# 1-bit Shifter



$S_1$	$S_2$	Output	Operation
0	0	Α	No Shift
0	1	0	Left Shift
1	0	0	Right Shift
1	1	X	X

0


## All the circuits so far



If sel = 0, S = ADDIf sel = 1, S = SUB

If 
$$S_1 = 0$$
,  $S_0 = 1$ ,  $S = LEFT$  SHIFT If  $S_1 = 1$ ,  $S_0 = 0$ ,  $S = RIGHT$  SHIFT

# **ALU Circuit**




#### 1-bit CPU

#### **Program Counter (PC)** d [3] op [1] op\_sel[1] a[1] i[1] o[1] d [2] op [0] op\_sel[0] a[0] d [1] i[0] o[0] PC d [0] **Control Unit (CU) RAM** +1 (Main **Register File** Memory) alu[1] alu[0] Ra Rb а Wr b Wrd clk **Arithmetic and Logic Unit (ALU)**

Figure: 1-bit CPU

### **ALU Circuit**



#### **Available Operations:**


ADD,
SUB,
MUL,
AND,
OR,
XOR,
LEFT SHIFT,
RIGHT SHIFT

All operations will be executed at the same.

Only one operation must be selected by Control Unit.

**Total Operations: 8** 

#### 1-bit ALU Circuit




#### **Available Operations:**

ADD,
SUB,
MUL,
AND,
OR,
XOR,
LEFT SHIFT,
RIGHT SHIFT

Total Operations: 8
So, selection line must support at least 8 combinations.

#### 1-bit ALU Circuit



We will need a MUX to select our expected output.

As there are eight operations in total, we will use 8 to 1 MUX

# $S_2S_1S_0$ 0 5 **I**<sub>5</sub> 6

# 1-bit ALU Circuit 8 to 1 MUX

S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Y
0	0	0	I <sub>0</sub>
0	0	1	I <sub>1</sub>
0	1	0	I <sub>2</sub>
0	1	1	$I_3$
1	0	0	I <sub>4</sub>
1	0	1	I <sub>5</sub>
1	1	0	I <sub>6</sub>
1	1	1	I <sub>7</sub>

$$Y = \overline{S_2}.\overline{S_1}.\overline{S_0}.I_0 + \overline{S_2}.\overline{S_1}.S_0.I_1 + \overline{S_2}.S_1.\overline{S_0}.I_2 + \overline{S_2}.S_1.S_0.I_3 + S_2.\overline{S_1}.\overline{S_0}.I_4 + S_2.\overline{S_1}.S_0.I_5 + S_2.S_1.\overline{S_0}.I_6 + S_2.S_1.S_0.I_7$$

# $S_2 S_1 S_0$ 3

### 1-bit ALU Circuit

Operation	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	0
AND	0	0	0	I <sub>0</sub>
OR	0	0	1	I <sub>1</sub>
XOR	0	1	0	I <sub>2</sub>
LEFT SHIFT	0	1	1	$I_3$
RIGHT SHIFT	1	0	0	I <sub>4</sub>
ADD	1	0	1	I <sub>5</sub>
SUB	1	<b>1</b>	0	I <sub>6</sub>
MUL	1	1	1	I <sub>7</sub>

If 
$$sel = 0$$
,  $S = ADD$   
If  $sel = 1$ ,  $S = SUB$ 


If 
$$S_1 = 0$$
,  $S_0 = 1$ ,  $S = LEFT$  SHIFT  
If  $S_1 = 1$ ,  $S_0 = 0$ ,  $S = RIGHT$  SHIFT


# $S_2 S_1 S_0$ 3


### 1-bit ALU Circuit


Operation	$S_2$	$S_1$	$S_0$	0
AND	0	0	0	I <sub>0</sub>
OR	0	0	1	I <sub>1</sub>
XOR	0	1	0	$I_2$
LEFT SHIFT	0	1	1	$I_3$
RIGHT SHIFT	1,	0	0	$I_4$
ADD	1	0	1	I <sub>5</sub>
SUB	1	1	0	I <sub>6</sub>
MUL	1	1	1	I <sub>7</sub>


If sel = 0, S = ADDIf sel = 1, S = SUB If  $S_1 = 0$ ,  $S_0 = 1$ , S = LEFT SHIFT
If  $S_1 = 1$ ,  $S_0 = 0$ , S = RIGHT SHIFT















## 1-bit ALU Circuit




# Example 2: 4-bit ALU design

## 4-bit AND gate

0[0]

**A[0]** 

**B**[**0**]




# 4-bit OR gate


0[0]

**A**[**0**]

**B**[**0**]




# 4-bit OR gate




0[0]


**B**[0]

# 2-bit Adder/Subtractor




# 4-bit Unsigned Multiplier






# 4-bit Unsigned Multiplier



## 4-bit Shifter




$S_1$	$S_2$	Output	Operation		
0	0	A[3]A[2]A[1]A[0]	No Shift		
0	1	A[2]A[1]A[0] 0	Left Shift		
1	0	0 A[3]A[2]A[1]	Right Shift		
1	1	X	X		

Input: A[3]A[2]A[1]A[0]


**Right shift: 0 A[3]A[2]A[1]** 


Left shift: A[2]A[1]A[0] 0


## 4-bit Shifter





## All the circuits so far













$$A[3:0] \longrightarrow SHIFT \longrightarrow O[3:0]$$

$$S[0] \longrightarrow O[3:0]$$

If 
$$S_1 = 0$$
,  $S_0 = 1$ ,  $S = LEFT$  SHIFT  
If  $S_1 = 1$ ,  $S_0 = 0$ ,  $S = RIGHT$  SHIFT


## 4-bit ALU Circuit





### 4-bit ALU Circuit 8 to 1 MUX

But this MUX can handle only 1 bit. How can we build 4-bit MUX?




# 4-bit ALU Circuit 8 to 1 MUX

But this MUX can handle only 1 bit. How can we build 4-bit MUX?

Solution is to use FOUR 8 to 1 MUX for 4 input lines and 4 output lines.

#### $I_0[3]$ I<sub>1</sub>[3] $I_2[3]$ 2 $I_3[3]$ **→** Y[3] $I_4[3]$ $I_{5}[3]$ $I_6[3]$ I<sub>7</sub>[3] $I_0[2]$ 0 I<sub>1</sub>[2] 1 $I_2[2]$ 2 $I_3[2]$ 3 → Y[2] I<sub>4</sub>[2] 5 $I_{5}[2]$ $I_6[2]$ $I_7[2]$ $I_0[1]$ 0 $I_1[1]$ 1 $I_2[1]$ 2 $I_3[1]$ 3 → Y[1] I<sub>4</sub>[1] $I_{5}[1]$ I<sub>6</sub>[1]-I<sub>7</sub>[1] S[2:0] <del>3</del> $I_0[0]$ 0 $I_1[0]$ 1 $I_2[0]$ 2 3 $I_3[0]$ → Y[0] $I_4[0]$ 5 $I_5[0]$ $I_6[0]$ 6 $I_7[0]$

# 4-bit ALU Circuit 4-bit 8 to 1 MUX



# 4-bit ALU Circuit 8 to 1 MUX

$S_2$	S <sub>1</sub>	S <sub>0</sub>	Y[3]	Y[2] Y[1]		Y[0]	
0	0	0	I <sub>0</sub> [3]	I <sub>0</sub> [2]	I <sub>0</sub> [1]	I <sub>0</sub> [0]	
0	0	1	I <sub>1</sub> [3]	I <sub>1</sub> [2]	I <sub>1</sub> [1]	I <sub>1</sub> [0]	
0	1	0	I <sub>2</sub> [3]	I <sub>2</sub> [2]	I <sub>2</sub> [1]	I <sub>2</sub> [0]	
0	1	1	I <sub>3</sub> [3]	I <sub>3</sub> [2]	I <sub>3</sub> [1]	I <sub>3</sub> [0]	
1	0	0	I <sub>4</sub> [3]	I <sub>4</sub> [2]	I <sub>4</sub> [1]	I <sub>4</sub> [0]	
1	0	1	I <sub>5</sub> [3]	I <sub>5</sub> [2]	I <sub>5</sub> [1]	I <sub>5</sub> [0]	
1	1	0	I <sub>6</sub> [3]	I <sub>6</sub> [2]	I <sub>6</sub> [1]	I <sub>6</sub> [0]	
1	1	1	I <sub>7</sub> [3]	I <sub>7</sub> [2]	I <sub>7</sub> [1]	I <sub>7</sub> [0]	

 $\begin{array}{lll} Y[3] &=& \overline{S_2}.\,\overline{S_1}.\,\overline{S_0}.\,I_0[3] + \overline{S_2}.\,\overline{S_1}.\,S_0.\,I_1[3] + \overline{S_2}.\,S_1.\,\overline{S_0}.\,I_2[3] + \overline{S_2}.\,S_1.\,S_0.\,I_3[3] + \,S_2.\,\overline{S_1}.\,\overline{S_0}.\,I_4[3] + \\ S_2.\,\overline{S_1}.\,S_0.\,I_5[3] + S_2.\,S_1.\,\overline{S_0}.\,I_6[3] + S_2.\,S_1.\,S_0.\,I_7[3] \end{array}$ 

 $\begin{array}{lll} Y[2] &=& \overline{S_2}.\,\overline{S_1}.\,\overline{S_0}.\,I_0[2] + \overline{S_2}.\,\overline{S_1}.\,S_0.\,I_1[2] + \overline{S_2}.\,S_1.\,\overline{S_0}.\,I_2[2] + \overline{S_2}.\,S_1.\,S_0.\,I_3[2] + \,S_2.\,\overline{S_1}.\,\overline{S_0}.\,I_4[2] + \\ S_2.\,\overline{S_1}.\,S_0.\,I_5[2] + S_2.\,S_1.\,\overline{S_0}.\,I_6[2] + S_2.\,S_1.\,S_0.\,I_7[2] \end{array}$ 


#### $S_2 S_1 S_0$ $I_0[3:0]$ 0 $I_1[3:0]$ 1 $I_2[3:0]$ . 2 $I_3[3:0]$ -3 **Y[3:0]** $I_4[3:0]$ 4 5 I<sub>5</sub>[3:0] -I<sub>6</sub>[3:0] 6 I<sub>7</sub>[3:0]-


### 4-bit ALU Circuit

Operation	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Y[3]	Y[2]	Y[1]	Y[0]
AND	0	0	0	I <sub>0</sub> [3]	I <sub>0</sub> [2]	I <sub>0</sub> [1]	I <sub>0</sub> [0]
OR	0	0	1	I <sub>1</sub> [3]	I <sub>1</sub> [2]	I <sub>1</sub> [1]	I <sub>1</sub> [0]
XOR	0	1	0	I <sub>2</sub> [3]	I <sub>2</sub> [2]	I <sub>2</sub> [1]	I <sub>2</sub> [0]
LEFT SHIFT	0	1	1	I <sub>3</sub> [3]	I <sub>3</sub> [2]	I <sub>3</sub> [1]	I <sub>3</sub> [0]
RIGHT SHIFT	1	0	0	I <sub>4</sub> [3]	I <sub>4</sub> [2]	I <sub>4</sub> [1]	I <sub>4</sub> [0]
ADD	1	0	1	I <sub>5</sub> [3]	I <sub>5</sub> [2]	I <sub>5</sub> [1]	I <sub>5</sub> [0]
SUB	1	A	0	I <sub>6</sub> [3]	I <sub>6</sub> [2]	I <sub>6</sub> [1]	I <sub>6</sub> [0]
MUL	1	1	1	I <sub>7</sub> [3]	I <sub>7</sub> [2]	I <sub>7</sub> [1]	I <sub>7</sub> [0]
MUL	1	1	1	I <sub>7</sub> [3]	I <sub>7</sub> [2]	I <sub>7</sub> [1]	I <sub>7</sub> [0]

If sel = 0, S = ADDIf sel = 1, S = SUB If  $S_1 = 0$ ,  $S_0 = 1$ , S = LEFT SHIFT
If  $S_1 = 1$ ,  $S_0 = 0$ , S = RIGHT SHIFT

## **4-bit ALU Circuit**





## **Home Work:**

Design a 2-bit ALU that supports following operations: AND, LEFT SHIFT, MUL & SUB.

# **Calculating FLAG Values in ALU**

**Question:** How can we implement conditional branch instructions like JE, JNE, JG, JL, JLE etc.?

#### **Answer:**

We can implement conditional instructions by using FLAG values. Flag values are stored in FLAG Register.

#### **FLAG Register**

FLAG register always save state of previous instruction. Its flags will be on/off depending on result of previous instruction.

#### We learned about 8 flags in 8086 processor. They are:

Sign Flag Zero Flag

**Auxiliary Cary Flag** 

**Parity Flag** 

Carry Flag

Overflow Flag

**Directional Flag** 

Interrupt Flag


Trap Flag


#### **FLAG Register**


#### We will implement 3 flags in our CPU. They are:


- 1. Carry Flag (CF): It will be ON/1 when result of ADD/SUB have carry.
- 2. Sign Flag (SF): It will determine whether result is positive or negative.
- **3. Zero Flag (ZF):** It will determine whether result is 0.


#### Flag value depends on Result of ALU.











Question: Design a 4-bit ALU that supports RIGHT ROTATE and DIV (Unsigned) operations.

**Answer:** 

**4-bit RIGHT ROTATE Circuit:** 




Figure: 4-bit RIGHT ROTATE Circuit

#### 4-bit DIV (Unsigned) Circuit:




Figure: 1-bit Full Adder Circuit

#### 4-bit DIV (Unsigned) Circuit:





Figure: Cell M (Divider Block)

#### 4-bit DIV (Unsigned) Circuit:




#### 4-bit DIV (Unsigned) Circuit:

```
A[3:0] O[3:0]
Usigned
Divider
B[3:0] Exception
```

Figure: 4-bit Unsigned Divider Chip

#### **4-bit ALU Circuit:**



#### **Exercises**

1. Draw/Design/Implement an 1-bit/2-bit/3-bit/4-bit/5-bit ALU that supports following operations:

```
i. ADD /
ii. SUB /
iii. MUL /
iv. DIV /
v. LEFT SHIFT /
vi. RIGHT SHIFT /
vii.LEFT ROTATE /
viii.RIGHT ROTATE /
ix. AND /
x. OR /
xi. XOR /
xii.NOT /
xiii.CMP
```

# Thank You ©