
Programmable Interval Timer - 8254

Features

- Three Independent 16-Bit Counters,
- Clock input upto 10 MHz,
- Status Read-Back Command,
- Six Programmable Counter Modes,
- Binary or BCD Counting,
- Single +5V Supply,
- Superset of PIT-8253.

Pin Diagram




T .			•	•	
Din	1)0	0011	111	F1 1	n
ГШ		SCI	וטו	ЦU	Ш

 •	escription					
Symbol	Pin No.	Туре	Name and Function			
D ₇ -D ₀	1-8	1/0	DATA: Bi-directional three state data bus lines, connected to system data bus.			
CLK 0	9	1	CLOCK 0: Clock input of Counter 0.			
OUT 0	10	0	OUTPUT 0: Output of Counter 0.			
GATE 0	11	1	GATE	0: Gate	input of Counter 0.	
GND	12		GROUND: Power supply connection.			
V _{CC}	24		POW	ER: +5	V power supply connection.	
WR	23	-	WRIT	E CONT	FROL: This input is low during CPU write operations.	
RD	22	1	READ	CONT	ROL: This input is low during CPU read operations.	
<u>cs</u>	21	ı	CHIP SELECT: A low on this input enables the 8254 to respond to RD and WR signals. RD and WR are ignored otherwise.			
A ₁ , A ₀	20-19	ı	ADDRESS: Used to select one of the three Counters or the Control Word Register for read or write operations. Normally connected to the system address bus.			
			A ₁	A ₀	Selects	
			0 0 Counter 0 0 1 Counter 1 1 0 Counter 2 1 1 Control Word Register			
CLK 2	18	1	CLOC	K 2: Ck	ock input of Counter 2.	
OUT 2	17	0	OUT	2: Outpu	it of Counter 2.	
GATE 2	16	ı	GATE	2: Gate	input of Counter 2.	
CLK 1	15	ı	CLO	CK 1: CI	ock input of Counter 1.	
GATE 1	14	1	GAT	1: Gate	e input of Counter 1.	
OUT 1	13	0	OUT	1: Outpu	it of Counter 1.	

Block Diagram of 8254

Internal structure



Internal Blocks of Counter

- Count Register (CR) to store count (CRL & CRM),
- Counting elements (CE) are used for counting,
- Output Latch (OLL & OLM) to latch the count in CE,
- The Control Word Register is not part of the Counter itself, but its contents determine how the Counter operates.
- The status register, when latched, contains the current contents of the Control Word Register and status of the output and null count flag.

Internal Block Diagram




Figure 5. Internal Block Diagram of a Counter

System Interface





Figure 6. 8254 System Interface

Control Word format



8254 Programming

- Each counter is individually programmed by writing a control word, followed by the initial count.
- The control word allows the programmer to select the counter, mode of operation, binary or BCD count and type of operation (read/write).

WRITE Operation

$$\overline{CS} = 0$$
 $\overline{RD} = 1$ $\overline{WR} = 0$

- Control Word to Control register
- Initial count must follow the count format specified in the Control Word (least significant byte only, most significant byte only, or least significant byte and then most significant byte).

READ Operation

$$\overline{CS} = 0$$
, $\overline{RD} = 0$, $\overline{WR} = 1$

Three Possible Methods to read counters

- Simple Read Operation,
- Counter Latch Command,
- Read Back Command.

Note: Two I/O read operations have to be performed to get first Lower Byte and then higher byte of count.

Simple Read Operation:

After inhibiting counter using GATE or CLK input we can read count

Counter Latch Command:

$$A_1, A_0 = 11; CS = 0; RD = 1; WR = 0$$
 $D_7 \quad D_6 \quad D_5 \quad D_4 \quad D_3 \quad D_2 \quad D_1 \quad D_0$
 $CC1 \quad CC0 \quad$

D5 D4 = 0 0 Designates the counter latch command SC1 SC2 = Specify counter to be latched.

X-Don't care bits must be 0 to ensure compatibility with future Intel products.

Read Back Command:

```
A0, A1 = 11 \overline{CS} = 0 \overline{RD} = 1 \overline{WR} = 0

D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub>

1 1 \overline{COUNT} \overline{STATUS} \overline{CNT} 2 \overline{CNT} 1 \overline{CNT} 0 0

D<sub>8</sub>: 0 - Latch count of selected counter(s) D<sub>4</sub>: 0 - Latch status of selected counters(s) D<sub>3</sub>: 1 - Select Counter 2 D<sub>2</sub>: 1 - Select Counter 1 D<sub>1</sub>: 1 - Select Counter 0 D<sub>0</sub>: Reserved for future expansion; Must be 0
```

Figure 10. Read-Back Command Format

Status Byte

D ₇	D ₆	D ₅	D ₄	D_3	D ₂	D ₁	D ₀
Output	Null Count	RW1	RW0	M2	М1	МО	BCD
D ₇ 1	1 = OU 0 = OU	10751075-7775-6					
D ₆ 1	1 = Nu 0 = Co		3736161517	for r	eadir	ng	
D5-D0 (Counter 7)	progr	amme	d mo	de (see	Figure

Read-back command example

Command					Decarintian	Docult				
D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	Description	Result	
1	1	0	0	0	0	1	0	Read back count and status of Counter 0	Count and status latched for Counter 0	
1	1	1	0	0	1	0	0	Read back status of Counter 1	Status latched for Counter 1	
1	1	1	0	1	1	0	0	Read back status of Counters 2, 1	Status latched for Counter 2, but not Counter 1	
1	1	0	1	1	0	0	0	Read back count of Counter 2	Count latched for Counter 2	
1	1	0	0	0	1	0	0	Read back count and status of Counter 1	Count latched for Counter 1, but not status	
1	1	1	0	0	0	1	0	Read back status of Counter 1	Command ignored, status already latched for Counter 1	

Interleaved Read and Write Operations:

Valid sequence for read and write of the same counter set for two byte count:


- 1. Read least significant byte,
- 2. Write new least significant byte,
- 3. Read most significant byte,
- 4. Write new most significant byte.

Modes of 8254


Six Different Modes

- Mode 0: Interrupt On Terminal Count
- Mode 1: Hardware Retriggerable One-shot
- Mode 2: Rate Generator
- Mode 3: Square Wave Mode
- Mode 4: Software Triggered Strobe
- Mode 5: Hardware Triggered Strobe (Retriggerable)


MODE 0 – Interrupt on Terminal Count




N: Undefined Count





MODE 1: Hardware Retriggerable One Shot.







MODE 2: Rate Generator







MODE 3: Square Wave Mode







MODE 4: Software Triggered Strobe





MODE 5 : Hardware Triggered Strobe (Retriggerable)





Signal Status Modes	Low Or Going Low	Rising	High
0	Disables Counting		Enables Counting
1		1) Initiates Counting 2) Resets Output after Next Clock	
N	1) Disables Counting 2) Sets Output Immediately High	Initiates Counting	Enables Counting
g	1) Disables Counting 2) Sets Output Immediately High	Initiates Counting	Enables Counting
4	Disables Counting		Enables Counting
5		Initiates Counting	——

Figure 21. Gate Pin Operations Summary

cs	RD	WR	Α1	A ₀	
0	1	0	0	0	Write into Counter 0
0	1	0	0	1	Write into Counter 1
0	1	0	1	0	Write into Counter 2
0	1	0	1	1	Write Control Word
0	0	1	0	0	Read from Counter 0
0	0	1	0	1	Read from Counter 1
0	0	1	1	0	Read from Counter 2
0	0	1	1	1	No-Operation (3-State)
1	X	Χ	Χ	X	No-Operation (3-State)
0	1	1	Χ	Χ	No-Operation (3-State)

Figure 14. Read/Write Operations Summary

Minimum & Maximum Initial Count

Mode	Min Count	Max Count
0	1	0
1	1	0
2	2	0
3	2	0
4	1	0
5	1	0

NOTE:

0 is equivalent to 2¹⁶ for binary counting and 10⁴ for BCD counting.

Gate Pin Operations Summery

Signal Status Modes	Low Or Going Low	Rising	High
0	Disables Counting		Enables Counting
1		1) Initiates Counting 2) Resets Output after Next Clock	
2	1) Disables Counting 2) Sets Output Immediately High	Initiates Counting	Enables Counting
3	1) Disables Counting 2) Sets Output Immediately High	Initiates Counting	Enables Counting
4	Disables Counting		Enables Counting
5		Initiates Counting	

Applications of 8254

- Real time clock
- Event-counter
- Digital one-shot
- Programmable rate generator
- Square wave generator
- Binary rate multiplier
- Complex waveform generator
- Complex motor controller

References

- Microprocessors and Interfacing by Douglas V. Hall, TMH Publication.
- Intel 8254 data sheet (www.datasheetcatalog.com)

Learning