Darlington paires on connection:
A very popular connection of two bipolar junction transistors for operation as one "super beta" transistor is the Darrlington connection. It is used in digital system. The main feature of the Dorlington connection is that the composite transiston acts as a single unit with a current gain that is the product of the current gains of the individuo troonsistons,




Fig: Dardington connection

If the connection is made using two seperate transistors having current gains of B, and By the Darlington connection provides a openinent gain of BD = B, B2


of two transistors are matched so that $B_1 = B_2 = B_1$ then $B_0 = B_1 B_2 = B_1$

i.e., a parlington connection provides a transiston having a large current gain, typically a few


(mos: A very effective logic circuit can be established by constructing a p-channel and n-channel mosfet on the same substitute. The induced p-chemnel on the left and the induced n-channel on the right for the pand n-channel devices respectively. The configuration is referred to as a complementary MOSFET (CMOS),

the relatively high input impedance, fast switching speeds and lower operating powers levels of the cmos configuration have tresulted in a whole new discipline referenced to as emos logic design.

cmos inventer: one very effective use of the complementary mosfet is as an inventer. An inventer is a logic circuit that invents the applied signal.



cmos inventer circuit






Fig: characteristic off & on condition

At ov input,

when or is applied to the cmos circuit as input, it provides or to both mmos and pmos, gates.

For $nmos(g_i)$: $V_{GS} = V_i - ov = o - o = ov$ For $pmos(g_2)$: $V_{GS} = V_i - (+V_{DD}) = o - sv = -sv$

Input of on to an nmos &, Leones the device off".

But gate to source voltage of pmos &2 being -sv

(gate at or is 5v less than source at +5v), resulting in

that device twining on. The output vo is then +5v.

At tor input,

when $v_i = +5v$, it provides +5v to both gates. For $nmos(g_i)$: $V_{GS} = V_i - ov = +5v - ov = +5v$ For $pmos(g_2)$: $V_{GS} = V_i - (+5v) = +5v - 5v = ov$

the inputs mesult in transiston &, being twined on and transiston & remaining off. the output then near or through conducting transiston &2.

Operation of cmos circuit

 $V_{i}(v)$ g_{i} g_{2} $v_{0}(v)$ or off on +5v +5v on off ov

Differential Amplifierz Circuit:

A very popular connection used in Ic units that has two imputs and two separate outputs. and the emitter is common to both transistors, buch connection of Logic circuit is called the differential amplifier circuit.

A number of input signal combinations are possible in the differential amplifier circuit;

- 1. Single-ended operation. 2. Double-ended operation.
- 3. Common-mode operation,

In single-ended operation, a single input is applied to either input with others input connected to ground. resulting in output from both collectors.




Fig: Differential Amplifier circuit

In double ended operation, two opposite-polarity signals are applied. The difference of the inputs mesulting in outputs from both collectors due to the difference of the signals

applied to both inputs.

In common-mode operation, the common input signal in opposition. signals in each collector, these signals concelling, so that the resulting output signal is zerro.

The main feature of the differential amplifier is the very large gain when opposite signals are applied to the input. So, double-ended operation is the most preserrable