Heaven's Light is Our Guide

Rajshahi University of Engineering & Technology B.Sc. Engineering 3<sup>rd</sup> Year 6<sup>th</sup> Semester Examination, 2015


# Department of Computer Science & Engineering

Course No. CSE 607 Course Title: Peripherals & Interfacings Full Marks: 70 Time: THREE (03) hours

N.	B:	

Answer SIX questions taking THREE from each section. The questions are of equal value.

Use separate answer script for each section.



## SECTION A

	SECTION A TO	
		Marks
Q.1(a)	Describe the operation performed by the instruction OUT 47h AL.	02
(b)	How is 8255A PPI configured if its control register contains 900:	03%
(10) (c)	For higher speed data transfer, why is simple strobe I/O data transfer not used?	
(d)	8086 and 8088 microprocessor.	04
Q.2(a)	with the 8086 paged two memory banks? Explain with example.	03
(b)	the state of the s	0435
(c)	Write down the bit format for sending asynchronous serial data.	02
(d)	What is the meaning of the statement "The 8251A USART is double-buffered"?	02
Q.3(a)	A 74LS138 decoder has its three SELECT inputs, connected to Au, A <sub>12</sub> , A <sub>13</sub> of the	06
./	connected to A <sub>15</sub> . Use an address decoder worksheet to determine, what eight 1KB RAMs address blocks the decoder output will select? Also determine, what address ranges will	
44.5	the block-2/RAM1 select?  Describe the purposes of address decoding in micro-computer system.	023
(b)		03
(c) Q.4(a)	Is it possible to select PORT C as an input port and output port at the same time using the select PORT C as an input port and output port at the same time using the select PORT C as an input port and output port at the same time using the select possible to select PORT C as an input port and output port at the same time using the select possible to select PORT C as an input port and output port at the same time.	02 102 102 102 102 102 102 102 102 102 1
(b)	How many 8259A are required to have 25 interrupt inputs? Why?  Find out the bit sequence of command byte A for the following arrangement: port A input,	03
(c)	Find out the bit sequence of command byte A in the	•
(b)	port B output and port C input.  Distinguish between transducer and actuator.	023
	SECTION B	27
	a the englistion?	02
Q.5(a)	What is the advantage of a smaller resolution? Draw the basic R/2R ladder DAC and prove that $V_{OUT} = (-V_{REF}/16) \times B$ , where B is the	04
, (1)	value of binary input.	02
	ingreece with the value of analog infor conduct	7.

	Qualitative of	02
Q.5(a)	What is the advantage of a smaller resolution? Draw the basic R/2R ladder DAC and prove that $V_{OUT} = (-V_{REF}/16) \times B$ , where B is the	04
	Draw the basic R/2R ladder DAC and prove that Vott - (VREPTO) and	
/ (b)	value of binary input.	02
	tions there will the value of	0335
(c)	Write down the working principle of counter type ADC.  Write down the working principle of 32K x 16. Calculate (i) How many bits are in each	03
(d)	Write down the working principle of 32K x 16. Calculate (i) How many bits are in each	03
Q.6(a)	word? (ii) How many words are being stores	10,
	memory contain?	043
Un	Design Mask-Programmed ROM to state of the output data is y. supplies the value for x and the value of the output data is y.	02
/ ,	Draw the timing diagram of write cycle for static RAM.	02
10	Draw the timing diagram of write eyer to	
(4)	What do well mean by quantization crist.	025
0.7(a)	Why does Dis Alvi need refresh operations	05
1	Why does DKAM need refresh operation? Why does DKAM need refresh operation.	
1	module.  Write down the differences between PROM, PAL and PLA. What is programming or	04
(c)	Write down the differences	07
1	burning in a ROM?  Draw the simplified architecture of a 32 x 4 RAM. Also draw a structure of a MROM  Draw the simplified architecture of a $32 \times 4$ RAM. Also draw a structure of a MROM	-100
0.860	Draw the simplified architecture of $y = 2x^2$ .	045
(2.8(1)	Draw the simplified architecture, $y = 2x^2$ , which can be used to store the function, $y = 2x^2$ .  Explain and draw the block diagram of 8251A USART.	S. Land
(h)	Explain and draw the block anguan or ozen	COLUMN TO SERVICE

# Rajshahi University of Engineering & Technology B.Sc. Engineering 3<sup>rd</sup> Year Even Semester Examination, 2016 Department of Computer Science & Engineering Course No. CSE 3207 Course Title: Peripherals & Interfacings Full Marks: 72 Time: THREE (03) hours

N.B:


Answer SIX questions taking THREE from each section.

The questions are of equal value.

Use separate answer script for each section.

1	SECTION A	
Q.1(a)	If you want to transfer data between I/O and microprocessor using IN, INS, OUT, OUTS	Marks 03
	instructions, then which interfacing technique will you choose and why?	- 1000
(b)	Is it possible to access 32-bit I/O port using 8-bit I/O ports?	02
(c)	Many I/O devices accept or release information at a much slower rate than the	04
	microprocessor. How can you synchronize these I/O devices with microprocessor?	
(d)	Explain with example.	-
(d)		03
Q.2(a)	ports are there in 82C55? What are the purposes of these ports?  What do you mean by programmable peripheral device? Why are the port-times of	04
Qua(a)	programmable port devices automatically put in the input mode when the device is first	
	powered up or reset?	
(b)		02
(c)	Write down the Mode-Set control word format for 8255A.	04
(d)		02
Q.3(a)		04
(b)		02
(c) (d)		03
Q.4(a)		04
200	microprocessor system using 74LS138 decoder.	
(b)	What are functions of A <sub>0</sub> , A <sub>1</sub> , and GATE input in 8254 programmable timer?	03
(c)	How does the main processor distinguish its instruction from those for 8087 as it fetches	02
(4)	instruction from memory?  Convert the decimal number 178.25 to 8087 short real data format.	03
(40		
	SECTION B	
Ø.5(a	) What is resolution of a five-bit D/A converter that produces V <sub>est</sub> = 0.2V for a digital input	03
Oct.	of 000012 Describe the staircase signal out of this DAC.	
(b)	Describe the operation of a DAC using an of the	04
11.00	weighted registors.  Write down the application of DAC in signal reconstruction.	02
	What is the problem of using a high-resolution DAC that has large difference in registor	03
(d)	values between the LSB and MSB? What is the solution of this problem?	
Q.6(a)	- 4 12	04
40.0	walls is much program ROM? MROMs can be used to store tables of mathematical	05
20000	function Show how MROM can be used to store the function, y	
	address supplies the value for x and the value of the output data is y.	03
(c)	Draw the architecture of PAL for the following functions:	03
	$O_0 = A + B \overrightarrow{D} + C \overrightarrow{D}$	
-	$D_1 = A B \overline{C} \overline{D} + \overline{A} \overline{B} C D$	
9	$O_2 = A \overline{B} C$	
Vain !	O <sub>3</sub> = A B + C D How many 8259As are required to have 64 interrupt inputs and why?	03
Q(7(a) ) (b)	Assume that IR inputs in 8259A are in fixed priority. If it receives interrupt signal on IR2	03
100	and IR4 inputs at the same time, then how will it response?	
(c)	How can you configure 8255A PPI if its control register contains 8Ch? Explain with	04
100000	necessary figure.	02
(d) Q.8(a)	What is the purpose of using in-service register in 8259A?  What is DMA operation? Write the advantages and applications of DMA operation.	03
(b)	How can you interface a 4 x 4 keyboard with 8086 microprocessor using 8255A PPI?	05
1000	Explain with necessary diagram and assembly instructions.	02
(d)	Write the differences between synchronous and asynchronous data communication.  How can you perform interfacing through memory mapped I/O technique? Write with	02
1000	example.	

RAUSHAHI UNIVERSITY OF ENGINEERING & TECHNOLOGY. DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING 3rd Year Even Semester Examination 2017 COURSE NO: CSE 3207 COURSE TITLE: Portpherals and Interfacing FULL MARKS: 72 N.B. (I) Answer any SIX questions taking any THREE from each section. (iii) Figures in the right margin indicate full marks (III) Use separate answer script for each section. SECTION : A (a) State any three features of intel 8086 microprocessor. What is the main difference between the 8086 and 8085 microprocessor? (b) In isolated I/O methods different memory incation is used for I/O address space, 3. (c) Draw control word format for Bit set/reset for #255A IC. Describe it briefly. 0.2 (a) Describe the 8088/86 hardware interrupt pips (b) List and describe in general terms the steps an 5055 was take when it responds to an (c) Show only memory map for the 8085 microprocessor such that it should contain 8k 4 byte of EPROM and 8k byte of RAM. (d) Why we use \$259A with 8086 microprocessor? (a) Outline the major difference between isolated and memory mapped 1/0 techniques. Q.3. (b) What two methods are used to select the memory in 8086 microprocessor? What is the purpose of BHE and As office in 30361 (c) How can you configure 8255A PPI If its control register contains 90h2 Explain with necessary figure. Q.4. (a) What are the differences between synchronous and asynchronous data transmissionit Which device is used to do either synchronous or asynchronous communication? Explain with plack diagram. (b) Why is DMA deta transfer faster than doing the same data transfer with program Instructions? Describe the series of action that a Data controller will perform after it



Heaven's Light is Our Guide

### RAJSHAHI UNIVERSITY OF ENGINEERING & TECHNOLOGY DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING 3rd Year Even Semester Examination 2018

COURSE NO: CSE 3207 COURSE TITLE: Peripherals and Interfacing FULL MARKS: 72 TIME: 3 HRS

(i) Answer any SIX questions taking any THREE from each section.

(ii) Figures in the right margin indicate full marks.

(iii) Use separate answer script for each section.

through one ADC.

bit SAC for analog input Vx=20.4V with proper steps.

(16)

		SECTION : A	
24.	(a)	What is port? What are the differences between fixed port addressing and variable port addressing?	3
	(b)	Describe the purposes of decoding in microcomputer system.	2
	(c)	In isolated I/O method, different memory location is used for I/O address space, why?	3
	(d)	Draw the interface diagram of an 8-digit LED display interfaced to the 8088 microprocessor through an 82C55 PPI.	4
22.	(a)	Why we use 82C55 with 8086 microprocessor?	2
	(b)	Find out the bit sequence of command byte A for the following arrangement:  Port A input, Port B output and Port C input.	3
	(c)	Draw control word format for bit set/reset for 82C55A IC. Describe briefly.	3
	(d)	Draw the timing diagram of 82C55 mode 2 bidirectional operation.	4
.3.	(a)	Which device is used to handle the multiple interrupts?	2
	(b)	With a neat diagram, discuss the operation of the USART 8251.	6
	(c)	If an 8259A is already servicing IR <sub>3</sub> interrupt input and in the mean time an interrupt request comes on IR <sub>2</sub> input PIN, how will it response to that interrupt input?	4
.4.	(a)	What are the differences between 8283 and 8284 timer?	2
	(b)	What is the importance of synchronization between microprocessor and peripheral devices? Which method is used for this synchronization? Explain with real life	5
	(c)	example. With a neat diagram, show how the 8287 DMA controller can be interfaced in an 8086 based system.	5
		SECTION : B	
.5.	(a) (b)	Design a 5-bit DAC uses binary-weighted registors. Assume the MSB resistor is 10KΩ. What is the disadvantage of using binary weighted registor DAC? What are the advantages of R/2R ladder DACs? Draw the basic R/2R ladder DAC and	4
		prove that $V_{aa} = \frac{-V_{RBF}}{16} \times B$ , where B is the value of binary input.	
	(c)	in the following below figure, the waveform at $V_{AX}$ for a six bit SAC (DAC) with a step size of 40mV during a complete conversion cycle. Examine this waveform and describe what is occurring at time $t_0$ to $t_5$ . Then determine the resultant digital output.	4
000	y oak	1.92Vf VAX 1.28V VAX 1.28V VAX	232
1	2 2 d	A STATE OV	
		to ti ti ti ti ti	

What will be the conversion time of a 10 bit flash ADC? Explain the operation of a 5-

(c) What is multiplexing? Explain the conversion of four analog inputs by multiplexing

<ul> <li>Q.7. (a) How does 8086 microprocessor interrupt the instructions of a math co-processor?</li> <li>(b) What is addressing mode? Give an example that demonstrates the use of based index addressing mode.</li> <li>(c) What is cascaded 8259A? What is the function of CAS<sub>0p</sub>, CAS1, and CAS<sub>2</sub> for master and slave selection? How many master and slave are required to have 74 interrupts inputs in 8259A?</li> <li>Q.8. (a) Explain why we use co-processor? What are the purposes of NEU of 80×87?</li> <li>(b) Draw the internal structure of the 80×87 arithmetic co-processor and explain the co-processor status register.</li> </ul>
(c) What is cascaded 8259A? What is the function of CAS <sub>0p</sub> , CAS1, and CAS <sub>2</sub> for master and slave selection? How many master and slave are required to have 74 interrupts inputs in 8259A?  (a) Explain why we use co-processor? What are the purposes of NEU of 80×87?  (b) Draw the internal structure of the 80×87 arithmetic co-processor and explain the
(b) Draw the internal structure of the 80×87 arithmetic co-processor and explain the
(b) Draw the internal structure of the 80×87 arithmetic co-processor and explain the
co-processor status register.
(c) Why we use 8254 chip? Draw the block diagram of 8254 IC.
(d) Write the modes of operation of 8254 IC.
2 modes of operation of 8254 IC.