

Combinational Circuits

S.M. Shovan


Contents

- Decoder
- Encoder
- Multiplexers
- Demultiplexer

Decoding

- Decoding - the conversion of an n -bit input code to an m -bit output code with $n \leq m \leq 2^n$ such that each valid code word produces a unique output code
- Circuits that perform decoding are called *decoders*
- Here, functional blocks for decoding are
 - called n -to- m line decoders, where $m \leq 2^n$, and
 - generate 2^n (or fewer) minterms for the n input variables

2-to-4 Decoder diagram




S_1	S_0	E	0_0	0_1	0_2	0_3
X	X	0	0	0	0	0
0	0	1	1	0	0	0
0	1	1	0	1	0	0
1	0	1	0	0	1	0
1	1	1	0	0	0	1

(b)

2-to-4 Line Decoder

A_1	A_0	D_0	D_1	D_2	D_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

(a)




(b)

2-to-4 decoder with enable

EN	A ₁	A ₀	D ₀	D ₁	D ₂	D ₃
0	X	X	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

(a)




(b)

3-to-8 decoder (without enable)


A2	A1	A0	D0	D1	D2	D3	D4	D5	D6	D7
0	0	0	1							
0	0	1		1						
0	1	0			1					
0	1	1				1				
1	0	0					1			
1	0	1						1		
1	1	0							1	
1	1	1								1

3-to-8 decoder (without enable)



Decoder Expansion (3-to-8 using two 2-to-4)


A_2	A_1	A_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0




Encoding

- Encoding - the opposite of decoding - the conversion of an m -bit input code to a n -bit output code with $n \leq m \leq 2^n$ such that each valid code word produces a unique output code
- Circuits that perform encoding are called *encoders*
- An encoder has 2^n (or fewer) input lines and n output lines which generate the binary code corresponding to the input values
- Typically, an encoder converts a code containing exactly one bit that is 1 to a binary code corresponding to the position in which the 1 appears.

Encoder



Decimal to BCD Encoder



Decimal to BCD Encoder


DECIMAL DIGIT	BCD CODE			
	A_3	A_2	A_1	A_0
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1

$$A_3 = D_8 + D_9$$

$$A_2 = D_4 + D_5 + D_6 + D_7$$

$$A_1 = D_2 + D_3 + D_6 + D_7$$

$$A_0 = D_1 + D_3 + D_5 + D_7 + D_9$$



Priority Encoder

- If more than one input value is 1, then the encoder just designed does not work.
- One encoder that can accept all possible combinations of input values and produce a meaningful result is a *priority encoder*.
- Among the 1s that appear, it selects the most significant input position (or the least significant input position) containing a 1 and responds with the corresponding binary code for that position.

Priority Encoder

$$A_2 = D_4$$

$$A_1 = \overline{D_4}D_3 + \overline{D_4}\overline{D_3}D_2 = \overline{D_4}F_1, \quad F_1 = (D_3 + D_2)$$

$$A_0 = \overline{D_4}D_3 + \overline{D_4}\overline{D_3}\overline{D_2}D_1 = \overline{D_4}(D_3 + \overline{D_2}D_1)$$


$$V = D_4 + F_1 + D_1 + D_0$$

No. of Min-terms/Row	Inputs					Outputs			
	D4	D3	D2	D1	D0	A2	A1	A0	V
1	0	0	0	0	0	X	X	X	0
1	0	0	0	0	1	0	0	0	1
2	0	0	0	1	X	0	0	1	1
4	0	0	1	X	X	0	1	0	1
8	0	1	X	X	X	0	1	1	1
16	1	X	X	X	X	1	0	0	1

Multiplexers

- A multiplexer selects information from an input line and directs the information to an output line
- A typical multiplexer has n control inputs ($S_{n-1}, \dots S_0$) called *selection inputs*, 2^n information inputs ($I_{2^n-1}, \dots I_0$), and one output Y
- A multiplexer can be designed to have m information inputs with $m < 2^n$ as well as n selection inputs


Multiplexers







4-to-1 multiplexer circuit implementation

S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

■ $Y = (\bar{S}_1 \bar{S}_0) I_0 + (\bar{S}_1 S_0) I_1 + (S_1 \bar{S}_0) I_2 + (S_1 S_0) I_3$



Demultiplexer



b	a	A	B	C	D
0	0	F			
0	1		F		
1	0			F	
1	1				F

$$\begin{aligned}
 A &= \overline{b} \overline{a} F \\
 B &= \overline{b} a F \\
 C &= b \overline{a} F \\
 D &= b a F
 \end{aligned}$$

Circuit implementation

$$\begin{array}{l} A = \overline{b} \quad \overline{a} \quad F \\ B = \overline{b} \quad a \quad F \\ C = b \quad \overline{a} \quad F \\ D = b \quad a \quad F \end{array}$$

