## Combinational Cincuits

What is combinational circuit?

A combinal circuit is an interconnected set of gates whose output at any time is a function only of the input at that time. Ar with a single gate, the appearcance of the imput in followed almost immediately by the appear reance of the output, with only gote delays.

In general terems, a combinational circuit consists of or binary inputs and

on binary outputs.

Binary varieables: Varieables used in Boolean Algebria. Identifiers can be letters of Alpha bet (eg. A, B, x, y etc). A binary variable can have one of two binary values e.g. True! false, On/off, Yes/No, 0/1.

Logical Operations: Operation of binary variables. There are three busic logical opercations.

1. And AND: Symbollically represented by

a Dot. The operation yeilds true if and

only if both of its operands in trene.

A - D - A.B.

2.0R; Symbolically trepresented by phurs sign. The operation yeilds true oif either one both of its operands are trene.

3. NOT: Symbolically represented by overce bare one apostrophe. The operation inver bore one apostrophe.

to the value of its operand.

A Do. Aligoro presid

Trenth table: It is a tabulare listing of the values of a function fore all possible combinations of values on its arguments.

Timing Diagram : A digital timing diagram is a representation of a net of signals in the time domain. A timing diagram may contain many trows, visually one of them being the clock.

Logic Diagram and Expressions: Logic diagram in graphical representation of a logic circuit that shows the wirring and connections of each individual logic gate, represented by a specific orcaphical symbol, that implements · Logical Eseptensions Coulso known on Boolean eseptiessions), one the tusult of applying logical operators to relational ore arrithmatic operations. XOR Gate: It implements an exclusive ore. The operation yeild true if one, and only one of the imputs to the gote in true. AB 0

Universal Grate: A universal gate can implement any boolean function with out need to use any other gate type NAND gate: The It yields true if either one both of its imputs are false.

A-1 h - A		B
8-10	. *	Visit.


A	B	AB
0	0	1 The same
0	1	1312
1	0	-1-1-
1	1	10


NOR Grate: It yields trune if both of its op impuls are false.


A-	7	
	))	-A+B
B-	111047	37
	0	1

A	B	A+B
0	. 0,	01
0	1	0
1	PP	0
1	1 1	0


Baric gates 1. OR Grate: X = A.A. B.B. = A+B X= A.B. A.B. 2 AND Grate; 3. NOT Gote: X = A.A Basic Gates wring NOR; 1. OR Gate:  $X = \overline{A + B} + \overline{A + B}$ A DO DO ATBX = A+B = A+B X = ATA + B+B 2. AND Grate: - A. B = A.B







addere to work, each of the single-bit adders must have three inputs, including the carety from the next-lower-oredere addere.



Half Subtreactore: It is a combinational circuit which is wed to percforem subtreaction of two bits. It has two inputs, the minuend and subtreatend. And two outputs the difference and borerow out

-	A	B	0	Bo	D = ABB B = AB
F	0	10	0	0	a>DD
	0	1	1	11	B-TTD-B
	l	0	₩ 1	0	Lool
	1	t	0	0	

The borerow out signal is net & when the subtractore needs to borerow from the next digit in a multi-digit subtraction.

Full-Subtreactore; It is a combination of circuit that periforms subtreaction of two bits, one is minued and other is subtreahend, taking into account is subtreahend, taking into account borerow of the previous adjacent lower minued bit. This circuit has three inputs and two outputs.


(school	The mid and	مادد	45 Lan	- 1-1-1	10000	
A	B Bim	D	Bowt		A B B B B	
Tokago	00-10	0	0	Bout :	Bio (ABB)	)+AB
The state of the s	0	1	ariet	0011		1 STATE
0	2	wit.	A A	THO	7-25	1 24
0	- 1000 OF	0	Balanta	15	TTU	
0	1 834	7	0	Lpol	1 1	元
1	O	0	0 B	im	HF	
11	o t		0		- \ _ L	1-
1	1 0	0,1			110	Bow
T.	171	1	1			
	1-01-1					
			1000			
			1000			

Decoding: It is the preocess of conversion of an n-bit input code with an m-bit output code with n < m < 20 rouch that each votid code world Produces a uni gre output code. The functional blocks fore decoding are called n-to-m line decoreds decoders, where m 52 and generate 2° ou fewere minterems for the n-input variables.

Decodere: It is a combinal circuit that peritorions the process of decoding. It has n-input lines and 20-output lines;


2-to-4 line Decodere

-A	B	E	Do	D <sub>1</sub> 1	02 9	03	Do = ABE
X	X	0	0	0	0	0	DI = ABE
0	0	1	0	1	0	0	D2 = ABE
1	0	1	0	0	1	0	D3 = ABE
1	1	1	0	0			



 $D_{0} = \overline{ABC} \overline{A_{2}A_{1}} \overline{A_{0}}$   $D_{1} = \overline{ABC} \overline{A_{2}A_{1}} A_{0}$   $D_{2} = \overline{A_{2}A_{1}} \overline{A_{0}}$   $D_{3} = \overline{A_{2}A_{1}} \overline{A_{0}}$ 


 $D_{4} = \overline{A_{2}} \overline{A_{1}} \overline{A_{0}}$   $D_{5} = A_{2} \overline{A_{1}} \overline{A_{0}}$   $D_{6} = A_{2} \overline{A_{1}} \overline{A_{0}}$   $D_{7} = A_{2} \overline{A_{1}} \overline{A_{0}}$ 



Decodere Expansion:

3-8 to-8 using two 2-to-4

If we use Az from the prierions
truth table as Enable, then



Encoding: It is the opposite of decoding. It is the process of conversion of an m-bit imput code to a m-bit output code, with memer such that each valid code world produces a unique output code. Circuits that perform the operation of encoding, are called encoders. An encoder has 2 ore fewere input lines and moutput

lines which generate the binary code corresponding to the input values. Typically, an encodere converts a code containing exactly one bit a code containing exactly one bit that is I to a binary code corresponding to the position in which the I ing to the position in which the I appears.

4-to-2 Encoderci

-	4-10-2 Encoar
	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
	0 0 0 0 1 X
	$A_2 \longrightarrow E_0$

Decimal-to-BCD Encodere: A decimal-to-BCD Encodere hors 10 input lines, Do-D7 and 4 output lines, Ao-Az.


	No state of the st		
Decimal	Do Do Dy Do D5 D4 D3 D2 D, D0 A3	A A	A.
0	000000000000	0 0	0
HAR THE	0000000000	0 0	1
4-1	000000	0 1	0
2	0 0 0 0 0 0	0 1	1
3		1 0	0
9	000000000000000000000000000000000000000	10	10
5	2000	14 1	0
6	2001000000	1	1
	. 000000	-1-0	-1100
1	0 0 1 0 0001	00	0
8			
9	1000000001	0 0	100
	A-LA DO DO	1 00	-

$$A_0 = D_1 + D_3 + D_5 + D_9 + D_9$$

$$A_1 = D_2 + D_3 + D_6 + D_7$$

$$A_2 = D_4 + D_5 + D_6 + D_7$$

$$A_3 = D_8 + D_9$$



Priority Encodere: If more than one input has value of 1, then previously designed encoders do not work. The encodere that can work when multiple encodere that can work when multiple input has value of 1, it is called priority encodere. It can take all possible rity encodere. It can take all possible input values and still work preoperly. Input values and still work preoperly. Among the 11s that appeare, it selects Among the 11s that appeare input position (on the most significant input position) the least significant input position) the least significant input position. binarry code fore that position.

binary co	00 14 1	Inpi	its		T		D	utput	ts
No of Min-teremol			$D_2$	D,	Do	A <sub>2</sub>	A,	Ao .	V
Row	D <sub>4</sub>	03	0	0	0	X	X	×	0
01	0	- 0	0	0	1	0	0	0	1
1	0	0	0	1	X	0	0	0	1
2 .	0	0	(	X	X	0	1		. 1
8	0	. 1	×	X	X	0		0	1
16	i	×	×	X	1	c   1	0		
		1		T.	1	1	ı.		


Multiplement: Also known as a data selectore, is a device that relects between several input signals and forewards it to a single output line. A typical into a single output line. A typical multiplement has a control inputs (50.5, 50.1) called selection inputs.

(30.5, 50.1) called selection inputs.


(10.1, 12-1)


2° inforemation inputs (Io, I, 12-1)

2° inforemation inputs.




131	50	Y
0	0	I.
0	10	I
01	0	12
1	Ţ	1 I3





Demultiplement: It is a device that takes a single imput time and routers it to one of several output times based on the of several output times based on the selection input. A demultiplement of 2<sup>n</sup> selection input time has a relection time.

	$\frac{1}{1} \times \frac{1}{1} \times \frac{1}{1} = \frac{1}$
5, 5,	$\frac{Y_{3}}{0} = \frac{Y_{1}}{0} = \frac{Y_{0}}{0} = $
0 0	0,00 I O Y = I 5, S,
0 1	0 I 0 0 Y3 = I 50 51
4 60	T 0 0 0 0 3
19-17-0	to all desposits and
	(Arten D) believed to the



## Sequential Circuit

The output of sequential circuit depends of on the curerent input and the curerent state of the circuit. It stories curerent state in a memory, eg Lataly Flip-Flop.

There are two types of requestion

1. Asynchronus (no-clock)

2. Synchronwo (clock)

Synchronus circuits are of types:

a label truggering (latch)


b. Edge truggering (Flip-Flops)

Edge triggering synchronus circounts

i. Positive edge truggering

ii. Negative edge truggerung

Bosic (NOR) 5-R Latah: The circuit has two inputs, 5 (set) and R (Reset) and two outputs, Q and a and consists of two NOR gates connected in a feedback, arrangement.




	-	_		
5	R	Q	a	1111
1	0	1	0	Set state
0	0	1	0	Memorry
-0	1	0	1	perset State
0	0	- 0	t	memory
I I	210	0	0	Unde-fined

in memory state.

- 2 When 5 is 0 and R is 1, 5-R Latch is in Reset state.
- 3. When Sin I and Rin O, S-Rlatch in in Set state.
- 4. When both 5 and R are 1) it generates illogical rusult.

Basic (NAND) S-R Latch/3-R Latch: This circuit how similare characteristics as the previous, but it consists of two NAND gates.



5	12	Q	a	
0	1	1	0	set state
17	1	1	0	memory
1	0.	0	1	perst sate
1	1	0	1	memory
0	0	40	1	Undefined

- I When 5 and R both are I the latch worlds or memory.
- 2. When sin o and Rin 1, the latch is in
- Set State.

  3. When S is I and R is 0, the latch is in Reset state.
- , 4. When 5 and R are both 0, it generates illogical ressult.

5-R Latch with control (Enable): When the enable input is high, the circuit acts just like NOR Latch. When the enable input is low the Set Reset inputs are disabled has and have no effect on the outputs leaving the circuit in the latched state.


This Kind of latch circuit can be constructed either from two AND gotes and two NOR Grates, ore from tower.

NAND gates.


2311-w-1821	- 0
5-12	JOT G
Em-	40.0
" L	Jon a
0-	

- 6			The second secon
Enable	5	R	Q Q
0	- ×	X	memory
1	0	0	memory
		(	0 1
		0	1 0
1		4	Invalid
est in	-	Sid-	Not used
			1 0.01

Lotch timing problem: When two diffetrent inputs are sent to latch on the name clock pulse, it does not know same clock pulse, it does not know which one to choose. This problem is which one to choose. This problem is




5-P Flip-Flop with Clock; The output of this circuit changes only when the a clock pulse occurs.



CLK	5	12	a a
0	X	X	memory
10-	-101	0	memory
,	0	1	0-1
5,5	1	0	1 0
1	1	1	Not wed

The problem with this flip-flop is when both 5 and R becomes 1. The when both 5 and R becomes 1. The output in this case is illogical so it is not used.


D Flip-Flop: It overcomes the illogical output problem of S-R FF wring only one input.




CLK	D	Q	a
0	e X	Mea	notry
1	O	0	1
1	-1	1	0

			A STATE OF
Qn	D	21	. ants
0	0		0
0	1		1
1	0		0
,	1		1

J-K Flip-Flop: Although it has two inputs like 5-P2 FF, it has such circuit to like 5-P2 FF, it has such circuit



TFlip-Flop: The "T" stands fore toggle.
when the imput is high, the output
toggles on flips.




countere: It is a registere whose value is easily incremented by I modulo the capacity of the registere. When the maximum value is achieved, the next incre ment gets the counter value to O. A counter made up of niFlip-flops can count up to 2<sup>n</sup>-1.

Counteres can be designated as asymchronis (no universal clock) or synchronous (universal clock), depending on the way in which they operate.

Assynchron we Countere! It is also the fercited to are tripple cover tere, because the charge that occurs to increment


the counter starts at one end and reipples through to the other end. This type of counter is trelatively slow because the output of one flip-flop truggers a charge in the status of the next flipflop. Synchronus Counters In this type of counter, and of the flep-flops change states at the same from unlike nipple

counter. Since this type is much fastere



4. Parcallel in parcallel out shift registere.

Parcallel in Parcallel out shift registere The parcallel data is loaded simultaneously into the registere, and treamsferere usly into the registere, and treamsferere ed togethere to theire respective outputs ed togethere to their rame clock pulse. by the same a the same clock pulse.




This shift registere is the simplest of the force configurations, as it has of the force connections, the parcallel only three connections, the parcallel input which determines what enters input which determines what enters input which determines what enters the flip-flop, the parcallel output and the flip-flop, the parcallel output and the sequencing clock signal.

Before any clock pulse, data is

tirest clock eyele, the flip-flops stores the corresponding bit. Fore another clock, the flip-flops outputs their clock, the flip-flops outputs their memory (i.e. bits they stored in the previous eyele).

Servial in Servial out shift registere;



In this shift registere, data is shifted "IN" and "OUT" servially, one bit at a time, either in left ore right direction undere clock control.

In every clock eyele one bit in fed to a tegistere. The registere stories the data and sends a copy of that

bit to the next neighbourk fore next clock cycle. Der portroid bungin out and it in Louis brains in I strugillian to are william indications or of other the total and as a the STATE MAIN PROBLEMENTS STEEL IN THE were your only with days and and and I the mobility district I will I are with as it lives to I for the but her with hart more it is a fell from the direct