Heaven's Light Is Our Guide

RAJSHAHIUNIVERSITY OF ENGINEERING & TECHNOLOGY DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

3rd Year Even Semester Examination 2019

COURSE TITLE: Computer Architecture and Design COURSE NO: CSE 3203 **FULL MARKS: 72** TIME: 3 HRS

(i) Answer any SIX questions taking any THREE from each section.

(ii) Figures in the right margin indicate full marks.

(iii) Use separate answer script for each section.

allsb

		SECTION: A 24/29	Marks
Q.).	(1)	What is Von-Neumann architecture? Explain how instruction is executed in Von-	32/3
	AN	Neumann architecture step by step. How do hardware engineers design and implement a real life CPU? Explain with	4 1 .
215	(0)	figure.	
-	(c)	Why do hardware engineers use Hardware Description Language (HDL) in their daily job? Implement a half subtractor in Verilog HDL along with a test bench.	51
Q.2.	(2)	Consider following binary numbers, A=11, B=10,C=111 Draw an unsigned subtractor which can perform SUB A, B (A-B) instruction.	3
	(a) (b)	Draw an unsigned divider which can perform DIV A, B (A/B) instruction.	3
	(c)	Draw a booth multiplier which can perform MUL B,C (BxC) instruction.	6
Q.3).	(a)	듯 하다 그러나 하셨다. 하나는 내 아이들에게 하는 특별을 하면 하는 것으로 살아가 하는 이번에 가장 사람들이 되었다. 그렇게 하는 것이 되었다. 그런 사람들이 어떻게 하다 하는 것으로 그렇게 되었다.	4 3/4
	•	What must be the minimum hit ratio that justifies the purposes of using caches?	- 1
412	-(b)	How to take advantage of locality of caches by increasing the block size? Write the basic cache algorithm.	42/4
\mathcal{L}	(e)	그 있는 어른 것이다면 그가 어머니는 어릴 점점에는 그런 그런 이렇게 하는 그리고 있다면 하는 것이 되었다면 그는 그런 그렇게 하는 것이 하는데 그런데 하는데 그렇게 흔들어 하는 그는 것이 없다면 그	43/4
Q.4.	(a)	Explain IEEE-754 single precision and double precision floating point representation system.	2 4 2
11.0	(b)_	Explain the purpose of bias exponent. Write the steps of representing floating points.	444
4112	(3)	Represent -26.625 ₁₀ using the IEEE 754 single precision floating point representation	66/6
		system.	"/E
		SECTION: B 17/27	
(B)	(a)	Explain the role of HDD, RAM, Cache memory and Register in memory hierarchy.	3
4	(b)	Draw RAM based on the following configurations:	
		i) 4x4 RAM with one read and one write operations.	5
		ii) 2x4 RAM with two write operations. Same memory location cannot be written at the same time.	4
60	(a)	Derive the simplified logical expression of the 1-bit full adder circuit. Draw the	121
0	in	diagram of combined 4 bit parallel adder and subtractor.	4 2/4
	(b)	Show each step for calculating the product of the two numbers, 610 and -410 using	441
7/12		Booth's algorithm.	144
/	(0)	Design a 4 bit barrel shifter using 4 to 1 channel multiplexers and also explain the	42/4
69	4	working principle. What is interrupt? What are the differences between software interrupt and hardware	2.1.
G.	4-)	interrupt?	2 1/2
	(B)	Write down software interrupt and hardware interrupt functions in assembly for	3,,
		output operation where software interrupt can accept multiple output values which	1/3
		can be sent to hardware interrupt to output values one at a time. Pseudocode is given	
15		bellow:	
		Push all the output values as parameters to STACK	
		Push no. of parameters	
		CALL SOFTWARE_INT	
		#Inside SOFTWARE_INT	
		#All output values will be popped one at a time #and will be sent to HARDWARE_INT	
	(c)	and the second s	7
	(0)		•

	RAM_RA1[10:0]	INT_INPUT_SEL	
	RAM_RA2[10:0] ,	INT_INPUT_AVAIL	
_	RAM_WA[10:0]	INT_INPUT_DATA[15:0]	
	RAM_WD[12:0]	INT_OUTUT_DATA[15:0]	
	RAM_WE	INT_PRINT_EN	-
		INT_PRINT_CLR	
	16 bit CPU	RAM_RD1[12:0]	
		RAM RD2[12:0]	

 Connect CPU chip with RAM chip, connect 16 switches, to input port and 8 LEDs to output port of CPU.

(ii) Write down assembly program so that AND operation can be performed between 1st half of 16 switches and second half of 16 switches and 8 LEDs

can be used to provide output.

Define pipelining. Explain data hazard and control hazard with example.

(b) Find data hazard and control hazard from following code snippet:

XOR R1,R1 XOR R2,R2 ADD R1,5 CMP R1,R2 JL LABEL

Use pipelining diagram to show how hazards will be avoided if stall strategy is used.

(c) Define parallel processing. Explain Flynn Taxonomy.

43/4

