Color Plate Stick Diagram & Design Rules

Mahit Kumar Paul Assistant Professor, Dept. of CSE RUET, Rajshahi-6204

> mahit.cse@gmail.com mahit@cse.ruet.ac.bd

Stick Diagram

• Objectives:

- To know what is meant by stick diagram.
- To understand the capabilities and limitations of stick diagram.
- To learn how to draw stick diagrams for a given MOS circuit.

Outcome:

 At the end of this module the students will be able draw the stick diagram for simple MOS circuits.

Stick Diagram...

- VLSI design aims to translate circuit concepts onto silicon.
- Stick diagrams are a means of capturing topography and layer information using simple diagrams.
- Stick diagrams convey layer information through color codes (or monochrome encoding).
- Acts as an interface between symbolic circuit and the actual layout.

Stick Diagram...

- Does show all components/vias.
 - Via is used to connect higher level metals from metal connection
- It shows relative placement of components.
- Goes one step closer to the layout
- Helps plan the layout and routing

A stick diagram is a cartoon of a layout.

Stick Diagram...

- Does *not* show
 - Exact placement of components
 - Transistor sizes
 - Wire lengths, wire widths, tub boundaries
 - Any other low level details such as parasitics

Parasitic Extraction is calculation of the parasitic effects in both the designed devices and the required wiring interconnects of an electronic circuit: parasitic capacitances, parasitic resistances and parasitic inductances, commonly called parasitic devices. When two electrical conductors at different voltages are close together, the electric field between them causes electric charge to be stored on them; this effect is parasitic capacitance.

Stick Diagram Color Codes

P diffusion Yellow/Brown

N diffusion Green

Polysilicon Red

Contacts Black

Metal1 Blue

Metal2 Magenta/Purple

Metal3 Cyan/L.Blue

Stick Diagram Color Codes...

Stick Diagrams – Notations



Contact Cut

Stick Diagram-Some Rules

Rule 1:

When two or more 'sticks' of the same type cross or touch each other that represents electrical contact.



Stick Diagram-Some Rules...

Rule 2:

When two or more 'sticks' of different type cross or touch each other there is no electrical contact.

(If electrical contact is needed we have to show the connection explicitly)



Stick Diagram-Some Rules...

Rule 3: When a poly crosses diffusion it represents a transistor.



Note: If a contact is shown then it is <u>not</u> a transistor.


Stick Diagram-Some Rules...

Rule 4:


In CMOS a demarcation line is drawn to avoid touching of p-diff with n-diff. All PMOS must lie on one side of the line and all NMOS will have to be on the other side.




N:B: Only metal and polysilicon can cross the demarcation line




CMOS Inverter (Stick diagram-1)




CMOS Inverter (Stick diagram-2)



Depletion Load NMOS Inverter




Α	В	A• B
0	0	1
0	1	1
1	0	1
1	1	0




- 1. Pull-down: Connect to ground If A=1 AND B=1
- 2. Pull-up: Connect to Ydd If A=0 OR B=0

CMOS NAND Gate



CMOS NOR Gate

Example: $f = \overline{(A \cdot B) + C}$



Design Rules

- Allow translation of circuits, usually in stick diagram or symbolic form, into actual geometry in silicon.
- Interface between circuit designer and fabrication engineer.
- **Design rules** are a series of parameters provided by **semiconductor manufacturers** that enable the designer **to verify the correctness** of a **mask** set.

Design rules define ranges for features

- Examples:
 - min. wire widths to avoid breaks
 - min. spacing to avoid shorts
 - minimum overlaps to ensure complete overlaps

- **Design Rule Checking** (DRC) is the area of electronic design automation that determines whether the physical layout of a particular chip layout satisfies **design rules**.
- Three basic DRC check:
 - -Width
 - -Spacing
 - -Enclosure




Fig.: Three Basic DRC Check


Objectives

- To obtain a circuit with optimum yield.
- To minimize the area of the circuit.
- To provide long term reliability of the circuit.

<u>Yield</u>

☐A manufacturing defect is a finite chip area with
electrically malfunctioning circuitry caused by errors in
the fabrication process
☐ A chip with no manufacturing defect is called a good
chip
□Fraction (or percentage) of good chips produced in a
manufacturing process is called the yield.
☐ Yield is denoted by symbol Y

<u>Yield</u>



Unclustered defects
Wafer yield = 12/22 = 0.55

Clustered defects (VLSI) Wafer yield = 17/22 = 0.77

- Two major approaches:
 - o <u>Micron</u> rules: stated at absolute dimension (in micron).
 - o λ rules: scalable design rules.


λ Based Design Rules


- Design rules based on single parameter, λ
- Provides a process and feature size-independent way of setting out mask dimensions to scale.
- If design rules are obeyed, masks will produce working circuits


^{*}https://www.youtube.com/watch?v=OAxIm8up7QY

λ Based Design Rules...

Polysilicon Diffusion (Active) Metal









λ Based Design Rules...


Transistor




Catastrophic Error



Unrelated poly and diffusion (Poly-Active)



Thinner diffusion but still working



λ Based Design Rules...

 $\lambda = 1 \mu m$

MINIMUM WIDTH AND SPACING RULES


LAYER	TYPE OF RULE	VALUE
POLY	Minimum Width Minimum Spacing	2λ 2λ
ACTIVE	Minimum Width Minimum Spacing	3λ 3λ
NSELECT	Minimum Width Minimum Spacing	3λ 3λ
PSELECT	Minimum Width Minimum Spacing	3λ 3λ
METAL1	Minimum Width Minimum Spacing	3λ 3λ

*https://coefs.uncc.edu/amukherj/files/2012/04/design_rules.pdf

λ Based Design Rules...

MOSFET LAYOUT RULES

RULE	MEANING	VALUE
POLY Overlap	Minimum extension over ACTIVE	2λ
POLY-ACTIVE	Minimum Spacing	1λ
MOSFET Width	Minimum N+/P+ MOSFET W	3λ
ACTIVE CONTACT	Exact Size Minimum Space to ACTIVE Edge	2λ x 2λ 2λ
POLY CONTACT	Exact Size Minimum Space to POLY Edge	2λ x 2λ 2λ



Micron Rules

- All minimum sizes and spacing specified in microns.
- Rules don't have to be multiples of λ .
- Can result in 50% reduction in area over λ based rules
- Standard in industry.

Read Details here:

https://www.electronics-tutorial.net/Digital-CMOS-Design/CMOS-Layout-Design/Micron-Design-Rules/

Notes

When we talk about lambda based layout design rules, there can in fact be more than one version. The layout rules change with each new technology and the fit between the lambda and micron rules can be better or worse, and this directly affects the scaling factor which is achievable.

Thank You