
Memory Hierarchy & Register Set Design I

#### **Memory Technologies**

	Capacity	Latency	Cost/GB
Register	1000s of bits	20 ps	\$\$\$\$
SRAM	~10 KB-10 MB	1-10 ns	~\$1000
DRAM	~10 GB	80 ns	~\$10
Flash (SSD)*	~100 GB	100 us	~\$1
Hard disk*	~1 TB	10 ms	~\$0.10

	Capacity	Latency	Cost/GB
Register	1000s of bits	20 ps	\$\$\$\$
SRAM	~10 KB-10 MB	1-10 ns	~\$1000
DRAM	~10 GB	80 ns	~\$10
Flash (SSD)*	~100 GB	100 us	~\$1
Hard disk*	~1 TB	10 ms	~\$0.10



	Capacity	Latency	Cost/GB
Register	1000s of bits	20 ps	\$\$\$\$
SRAM	~10 KB-10 MB	1-10 ns	~\$1000
DRAM	~10 GB	80 ns	~\$10
Flash (SSD)*	~100 GB	100 us	~\$1
Hard disk*	~1 TB	10 ms	~\$0.10


Capacity Speed Cost
Decrease Increase

We want large, fast and cheap memory. But

Large memories are slow! Fast memories are expensive!

Idea: Can we use a hierarchal system of memories with different tradeoffs to emulate a large, fast, cheap memory?

- Programming model: Single memory, single address space
- Machine transparently stores data in fast or slow memory, depending on usage patterns.




**Figure: Memory Hierarchy** 

Volatile Memory = It only contains data when it is powered ON.

It will lose its contents after power off.

Non-volatile Memory = It contains data even after power off.



**Figure: How Memory Hierarchy works** 

## Registers

#### D Flip-flop

D	Q(t + 1)
0	0
1	1

Fig: D Flip-flop truth table





Fig: D Flip-Flop

#### D Flip-Flop Assume, Q=0 which means D-

FF has 0 value stored.

D	Q(t + 1)
0	0
1	1

Fig: D Flip-flop truth table







Fig: How D Flip-Flop works.

#### D Flip-Flop Assume, Q=0 which means D-


Q(t + 1)D 0 0 0 1

Fig: D Flip-flop truth table



FF has 0 value stored.

D Flip-flop will not update its content because clock is not on positive edge.



**At Positive Clock Edge** 

Fig: How D Flip-Flop works.


#### D Flip-Flop Assume, Q=1 which means D-


D Q(t + 1)
0 0
0 1

Fig: D Flip-flop truth table

FF has 1 value stored.

D Flip-flop will not update its content because clock is not on positive edge.






At Positive Clock Edge Fig: How D Flip-Flop works.

#### D Flip-Flop


D Q(t + 1)
0 0
0 1

Fig: D Flip-flop truth table




Assume, Q=1 which means D-FF has 1 value stored.

D Flip-flop will not update its content because clock is not on positive edge.



D Flip-flop will update its content because clock is on positive edge.

At Positive Clock Edge Fig: How D Flip-Flop works.



2 to 1 MUX

Sel	Z
0	А
1	В

Z = Sel.A + Sel.B






Fig: 1-bit Register



At negative clock cycle, D Flip-flop will not update its content regardless of and value.

Fig: How 1-bit Register Works




At positive clock cycle, D Flip-flop will update its content.

#### When

So, Data will remain same in D-FF.

Fig: How 1-bit Register Works




At positive clock cycle, D Flip-flop will update its content.

When So, Data will be updated in D-FF.

**Q = 1** 

**→** Dout



At negative clock cycle, D Flip-flop will not update its content regardless of and value. At positive clock cycle,
D Flip-flop will update its content.

D

When

So, Data will remain same in D-FF.

Fig: How 1-bit Register Works

At positive clock cycle,
D Flip-flop will update its content.

O±1

**Dout** 

When

O Din.

1 Sel

So, Data will be updated in D-FF.




Fig: 1-bit Register

Figure: 1 bit register chip




Figure: 2 bit Register




Figure: How 2 bit Register Works




Figure: 2 bit Register




Figure: 2 bit Register

# Homework: Similarly Design 3bit/4bit Register

#### 1-bit CPU




Figure: 1-bit CPU

```
In Assembly Language,
Suppose ADD R0, R1 (R0 = R0 + R1)
```

Here, We will be adding contents of **R0** and **R1** and store that result in **R0**. It depends on design.

In order to do this, We first have to select:

Registers to be read: R0 and R1

Register to be written: R0

ADD RO, R1 ADD(+)Registers to be read: R0 and R1 **Register File** Register to be written: R0 alu[1] alu[0] Ra and Rb will select registers Rb whose data to be read. Wr Wr will select register to be written. Wrd Wrd is data to be written in register selected by Wr. clk Value within register R0 will be sent to a.

Value within register R1 will be sent to b.

ADD R0, R1 (R0 = R0 + R1) ADD(+)Registers to be read: R0 and R1 **Register File** Register to be written: R0 alu[1] alu[0] Ra and Rb will select registers Rb whose data to be read. Wr Wr will select register to be written. Wrd Wrd is data to be written in register selected by Wr. clk Value within register R0 will be sent to a. Value within register R1 will be sent to b.

ADD R0, R1 (R0 = R0 + R1) Registers to be read: R0 and R1


Register to be written: R0

Ra and Rb will select registers whose data to be read.

Wr will select register to be written. Wrd is data to be written in register selected by Wr.

Value within register R0 will be sent to a. Value within register R1 will be sent to b.

clk





ADD R0, R1 (R0 = R0 + R1) Registers to be read: R0 and R1 Register to be written: R0

Ra and Rb will select registers whose data to be read.

Wr will select register to be written. Wrd is data to be written in register selected by Wr.


Value within register R0 will be sent to a. Value within register R1 will be sent to b.






We will be designing this Register File!


Suppose we have 2 1-bit registers: R0 and R1.




Suppose we have 2 1-bit registers: R0 and R1.





Suppose we have 2 1-bit registers: R0 and R1.





Suppose we have 2 1-bit registers: R0 and R1.













Similarly, Rb will work as selection line in 2 to 1 MUX.

It will select values of one of registers selected by Rb.






Result of ALU, r is going to be connected to Wrd.


It is data to be written in register selected by Wr.

#### **Register Set Design**




We will directly connect Wrd to Din pin of each register.

Even though Wrd is connected to Din, It cannot update data in register UNLESS Sel = 1 AND CLOCK IS POSITIVE EDGE.




How are we going to select one of registers defined by Wr?


#### 1 to 2 Decoder




S	Α	В
0	1	0
1	0	1



We can use a 1 to 2 decoder to select one of register.







S	Α	В
0	1	0
1	0	1


Clock is on

negative edge.



1 to 2 Decoder







S	Α	В
0	1	0
1	0	1

**Clock** is on

positive edge.






S	Α	В
0	1	0
1	0	1

0

This value will be available during previous clock cycle.

Clock is on positive edge.






Figure: Register set with 2 1-bit registers (Final Design)

### Homework: Similarly try to design 2bit/3bit/4bit Register Set with 1/2/3/4 register/registers

Next Day:
Register Design II
&
SRAM

### Thank You <sup>M</sup>