

Muthu Adithya Ramnarayanan

650-284-8604 | rmadith@gmail.com | linkedin.com/in/muthuadithya | github.com/rmadith | devpost.com/rmadith

EDUCATION

Georgia Institute of Technology <i>MS. Electrical and Computer Engineering</i>	Atlanta, GA Aug. 2024 – Dec 2026
University of Wisconsin - Madison <i>BS. Computer Engineering</i>	Madison, WI Aug. 2021 – May 2024

TECHNICAL SKILLS

Languages: SystemVerilog, Embedded C, C/C++, CUDA, Python, Java, Bazel
Tools: UVM, FreeRTOS, git, gdb, bash, Cadence Virtuoso, Synopsys ICC, Questa, Quartus, Xilinx
Coursework: Generative and Geometric Deep Learning, Computer Architecture, VLSI, Digital Circuits and Components, Digital System Design and Synthesis, Embedded Systems and Microprocessors, Algorithms, Parallel Programming, Operating Systems, Matrix Methods in Machine Learning, Artificial Neural Networks

EXPERIENCE

RISC-V Cores Intern <i>Tenstorrent</i>	Jan. 2025 – Aug 2025 Austin, TX
<ul style="list-style-type: none">Brought up ascalon single-core design on an emulation platform, optimizing for hardware resource utilizationBuilt working custom Linux kernel with OpenSBI and UART polling for embedded systemsOptimized DOOM game graphics rendering in C++ using frame buffers and memory-efficient data structuresWrote C++/SystemVerilog testbenches for customer memory subsystem validation	
Researcher <i>Georgia Institute of Technology</i>	Sept. 2024 – Jan 2025 Atlanta, GA
<ul style="list-style-type: none">Implemented and enhanced GNNBuilder, a high level framework to convert Graph Neural Networks to FPGA designs for improved inference performanceWorked with Xilinx Vitis HLS to synthesize, profile and debug high level designs for deadlocks, logical errors and caching errorsExperimented with pipelining, caching and Out-of-order execution for current SOTA GNNs	
Software Engineer <i>Elvo AI</i>	Sept. 2024 – Jan 2025 San Francisco, CA
<ul style="list-style-type: none">Architected and delivered Elvo AI's AWS tech stack, including authentication and auto-scalingDeveloped the first frontend in Next.js, then transitioned to a mobile-first approach with ExpoImplemented scalable databases to support rapid growth and high availabilityDesigned ML pipelines and automated agentic workflows to optimize operational efficiency by 30%	
Undergraduate Student Researcher <i>University of Wisconsin - Madison</i>	Mar. 2023 – May 2024 Madison, WI
<ul style="list-style-type: none">Built a 10MHz ($\pm 25\text{Hz}$) digital modulator/demodulator as a part of an IARPA projectDesigned and implemented pipelined versions of hardware ASK, BPSK and MFSK modulation for RF antennasEnhanced FPGA designs for improved clock stability and developed more accurate digital PWM designs	

PROJECTS

Embedded ML Inference System <i>Embedded C, Device Drivers, RISC-V, ML</i>	May 2024 – Aug 2024
<ul style="list-style-type: none">Designed a custom RISC-V CPU using SystemVerilog featuring specialized ML instruction sets, enhancing inference performanceImplemented and Profiled open-source RISC-V C compiler with new instruction sets for improved efficiencyDeveloped robust driver software for seamless integration of camera input and peripheral devicesAchieved 30% reduction in inference time for imagenet model with a similar base RISC-V CPU	