

Abstract

This report describes the design and evaluation of a 32-bit Carry Select Adder (CSA), evaluating how it compares to the conventional Carry Ripple Adder (CRA) in timing, complexity and implementation area.

1 Circuits and Coding




FIGURE 1: Diagram of carry ripple adder.

FIGURE 2: Diagram of carry select adder.




FIGURE 3: Hierarchy of entity declarations.

```
1 -- architecture
2 ARCHITECTURE full_adder_architecture OF full_adder IS
```

```

3 BEGIN
4     Cout <= ((A xor B) and Cin) or (A and B);
5     S <= (A xor B) xor Cin;
6 END;

```

LISTING 1: full_adder_architecture declaration in full_adder.vhd

```

1 -- architecture
2 ARCHITECTURE mux2_1_architecture OF mux2_1 IS
3 BEGIN
4     Q <= (A and not SEL) or (B and SEL);
5 END mux2_1_architecture;

```

LISTING 2: mux2_1_architecture declaration in mux2_1.vhd

```

1 -- map 8 muxes with common select S
2 mux0 : mux2_1 port map (A => A(0),
3                         B => B(0),
4                         SEL => SEL,
5                         Q => Q(0));

```

LISTING 3: Snippet showing one of eight parallel mux2_1 components mapped in mux16_8.vhd architecture declaration.

```

1 SIGNAL C : std_logic_vector(6 downto 0);
2 BEGIN
3     -- chain 8 full adders using intermediate carry signals
4     fa0 : full_adder PORT MAP ( A => A(0),
5                                B => B(0),
6                                Cin => Cin,
7                                Cout => C(0),
8                                S => S(0));

```


LISTING 4: Snippet showing one of eight chained full_adder components mapped in ripple_adder8.vhd architecture declaration.

```


1 -- candidates calculated by each ripple adder
2 SIGNAL S0 : std_logic_vector(7 downto 0);
3 SIGNAL Cout0 : std_logic;
4 SIGNAL S1 : std_logic_vector(7 downto 0);
5 SIGNAL Cout1 : std_logic;
6 BEGIN
7     ra0 : ripple_adder8 PORT MAP ( A => A,
8                                   B => B,
9                                   Cin => '0',
10                                  Cout => Cout0,
11                                  S => S0);
12     ra1 : ripple_adder8 PORT MAP ( A => A,
13                                   B => B,
14                                   Cin => '1',
15                                   Cout => Cout1,
16                                   S => S1);
17     smux : mux16_8 PORT MAP (A => S0,
18                              B => S1,
19                              SEL => Cin,
20                              Q => S);
21     cmux : mux2_1 PORT MAP ( A => Cout0,
22                              B => Cout1,
23                              SEL => Cin,
24                              Q => Cout);

```

LISTING 5: Snippet showing how the two ripple adders were mapped to the intermediate candidate signals before being selected using multiplexors and the carry in port in csa_unit8.vhd architecture declaration.



(A) cra32.bdf: 32-bit carry ripple adder



(B) csa32.bdf: 32-bit carry select adder, 8-bit select units

FIGURE 4: Block diagram schematics for the top-level entities of each project.

2 Speed and Operation

3 FPGA Implementation