

Abstract

This report describes the design and evaluation of a 32-bit Carry Select Adder (CSA), evaluating how it compares to the conventional Carry Ripple Adder (CRA) in timing, complexity and implementation area.

1 Circuits and Coding




FIGURE 1: Diagram of carry ripple adder.

FIGURE 2: Diagram of carry select adder.




Figure 3: Hierarchy of entity declarations.

```
1 -- architecture
2 ARCHITECTURE full_adder_architecture OF full_adder IS
```

```
BEGIN

Cout <= ((A xor B) and Cin) or (A and B);

S <= (A xor B) xor Cin;
END;</pre>
```

LISTING 1: full_adder_architecture declaration in full_adder.vhd

```
1 -- architecture
2 ARCHITECTURE mux2_1_architecture OF mux2_1 IS
3 BEGIN
4 Q <= (A and not SEL) or (B and SEL);
5 END mux2_1_architecture;</pre>
```

LISTING 2: mux2_1_architecture declaration in mux2_1.vhd

```
-- map 8 muxes with common select S
mux0: mux2_1 port map (A => A(0),
B => B(0),
SEL => SEL,
Q => Q(0));
```

LISTING 3: Snippet showing one of eight parallel mux2_1 components mapped in mux16_8.vhd architecture declaration.

```
SIGNAL C: std_logic_vector(6 downto 0);

BEGIN

-- chain 8 full adders using intermediate carry signals

fa0: full_adder PORT MAP ( A => A(0),

B => B(0),

Cin => Cin,

Cout => C(0),


S => S(0));
```

LISTING 4: Snippet showing one of eight chained full_adder components mapped in ripple_adder8.vhd architecture declaration.

```
-- candidates calculated by each ripple adder
      SIGNAL S0 : std_logic_vector(7 downto 0);
2
      SIGNAL Cout0 : std_logic;
3
      SIGNAL S1 : std_logic_vector(7 downto 0);
4
      SIGNAL Cout1 : std_logic;
  BEGIN
6
      A => A
                                          B \Rightarrow B,
8
                                          Cin => '0',
9
                                          Cout => Cout0,
10
11
                                          S \Rightarrow S0);
      ra1 : ripple_adder8 PORT MAP ( A => A,
12
                                          B \Rightarrow B,
13
                                          Cin => '1',
14
                                          Cout => Cout1,
                                          S \Rightarrow S1);
16
      smux : mux16_8 PORT MAP (A => SO,
17
18
                                  B \Rightarrow S1,
                                  SEL => Cin,
19
                                  Q => S);
20
       cmux : mux2_1 PORT MAP ( A => Cout0,
21
                                  B => Cout1,
22
                                  SEL => Cin,
23
                                  Q => Cout);
```

LISTING 5: Snippet showing how the two ripple adders were mapped to the intermediate candidate signals before being selected using multiplexors and the carry in port in csa_unit8.vhd architecture declaration.





(B) csa32.bdf: 32-bit carry select adder, 8-bit select units

FIGURE 4: Block diagram schematics for the top-level entities of each project.

- 2 Speed and Operation
- 3 FPGA Implementation