

## Abstract

This report describes the design and evaluation of a 32-bit Carry Select Adder (CSA), evaluating how it compares to the conventional Carry Ripple Adder (CRA) in timing, complexity and implementation area.

## 1 Circuits and Coding

Carry ripple adders are an example of iterative logic where the carry out of each full adder comprises the intercell signal. Iterative logic circuits are easy to implement and test, and subsequently the first adders were built this way. A downside of iterative logic is the time for the intercell signal to propagate to the last iterative unit.

Carry select adders are a fast adder that aims to reduce the propagation delay by performing much of the computation in parallel. A schematic of a 32-bit CSA is detailed in Figure 1.




FIGURE 1: Diagram of a 32-bit carry select adder.

The 32-bit computation is split into 8-bit arithmetic computations which are executed in parallel. In each carry select unit, short ripple adders compute sum candidates for both possible carry in values. Meanwhile the first intercell carry signal is computed by the initial short ripple adder. The intercell carry signals then propagate through the multiplexers selecting the correct sum and carry out candidates, rather than through the ripple adders.

The propagation delay of the carry select adder is only as long as the 8-bit ripple adder and 3 multiplexers, much faster in theory than the propagation delay of a 32-bit ripple adder.

Apparent drawbacks of the carry select adder compared to the carry ripple adder include the increased complexity, size and power requirements due to duplicating most of the full adders and including multiplexers.

```

17 ARCHITECTURE full_adder_architecture OF full_adder IS
18 BEGIN
19     Cout <= ((A xor B) and Cin) or (A and B);
20     S <= (A xor B) xor Cin;
21 END;
```

LISTING 1: full\_adder\_architecture declaration in full\_adder.vhd




FIGURE 2: Hierarchy of entity declarations.

```

16 ARCHITECTURE mux2_1_architecture OF mux2_1 IS
17 BEGIN
18   Q <= (A and not SEL) or (B and SEL);
19 END mux2_1_architecture;

```

LISTING 2: mux2\_1\_architecture declaration in mux2\_1.vhd

```

26 SIGNAL C : std_logic_vector(6 downto 0);

```

```

27 BEGIN
28   fa0 : full_adder PORT MAP ( A => A(0),
29                               B => B(0),
30                               Cin => Cin,
31                               Cout => C(0),
32                               S => S(0));
33   fa1 : full_adder PORT MAP ( A => A(1),
34                               B => B(1),
35                               Cin => C(0),
36                               Cout => C(1),
37                               S => S(1));

```

```

63   fa7 : full_adder PORT MAP ( A => A(7),
64                               B => B(7),
65                               Cin => C(6),
66                               Cout => Cout,
67                               S => S(7));
68 END;

```

LISTING 3: Snippet showing one of eight chained full\_adder components mapped in ripple\_adder8.vhd architecture declaration.

```

44 SIGNAL S0 : std_logic_vector(7 downto 0);
45 SIGNAL Cout0 : std_logic;
46 SIGNAL S1 : std_logic_vector(7 downto 0);
47 SIGNAL Cout1 : std_logic;

48 BEGIN
49   ra0 : ripple_adder8 PORT MAP (
50     A => A,
51     B => B,
52     Cin => '0',
53     Cout => Cout0,
54     S => S0);
55   ra1 : ripple_adder8 PORT MAP (
56     A => A,
57     B => B,
58     Cin => '1',
59     Cout => Cout1,
60     S => S1);
61   smux : mux16_8 PORT MAP (A => S0,
62     B => S1,
63     SEL => Cin,
64     Q => S);
65   cmux : mux2_1 PORT MAP (A => Cout0,
66     B => Cout1,
67     SEL => Cin,
68     Q => Cout);
69 END;

```

LISTING 4: Snippet showing how the two ripple adders were mapped to the intermediate candidate signals before being selected using multiplexors and the carry in port in `csa_unit8.vhd` architecture declaration.




FIGURE 3: Block diagram schematics for the top-level entities of each project.

## 2 Speed and Operation

## 3 FPGA Implementation