
When a fetched instruction cannot be issued, the next instruction cannot be fetched.

Dynamically schedule instruction execution with multi-cycle floating point functional units whose configuration are provided as configuration parameters (in an input file)



Main Memory

- in the "ID" stage (causing fetched instr. to be flushed)
- Conditional branches decided in the "ID" stage.
- "not-taken prediction" will be used in "IF" stage.

- In-order issue,
- Out-of-order execution
- Out-of-order completion
- No data bypassing

Input/Output Files

linux2[1]% ./simulator Usage: simulator inst.txt data.txt reg.txt config.txt result.txt Program: The "config.txt" file should include: set of MIPS instruction FP adder: <cycle count>, <pipelined: <yes/no> Two HLT instruction marks FP Multiplier: < cycle count >, <pipelined: <yes/no> end of program FP divider: < cycle count >, < pipelined: yes/no> Labels are used for branching Main memory: <access time (number of cycles)> I-Cache: <access time (number of cycles)> Initial values for data memory and the integer registers D-Cache: <access time (number of cycles)> Number of cycles ends on data cache result.txt Trace the execution by listing every instr. and when it passed through

Division Logic

IF

Number of cycles

depends on instruction cache

ID


Trace the execution by listing every instr. and when it passed through the various stages and what hazards it suffered, as well as the instr. and data cache performance


WB


Instruction Class	Instruction Mnemonic
Data Transfers	LW, SW, L.D, S.D
Arithmetic/ logical	DADD, DADDI, DSUB, DSUBI, AND, ANDI, OR, ORI, ADD.D, MUL.D, DIV.D, SUB.D
Control	J, BEQ, BNE
Special purpose	HLT (to stop fetching new instructions)


The table below shows the number of cycles each instruction takes in the EX stage.

Instructions	Number of Cycles in "Execute" Stage
HLT, J	0 Cycles (finish in ID stage)
BEQ, BNE	0 Cycle (finish in ID stage)
DADD, DADDI, DSUB, DSUBI, AND, ANDI, OR, ORI	2 Cycles (one for IU + one for MEM stage)
LW, SW, L.D, S.D	1 Cycle + memory access time (D-Cache)
ADD.D, SUB.D	Specified in the "config.txt" file
MUL.D	Specified in the "config.txt" file
DIV.D	Specified in the "config.txt" file









Example

inst.txt

```
GG:
L.D F1, 4(R4)
  L.D F2, 8(R5)
  ADD.D F4, F6, F2
  SUB.D F5, F7, F1
  MUL.D F6, F1, F5
  ADD.D F7, F2, F6
  ADD.D F6, F1, F7
  DADDI R4, R4, 2
          R5, R5, 2
  DADDI
          R1, R1, R2
  DSUB
          R1, R3, GG
  BNE
  HLT
```

config.txt

FP adder: 4, yes

FP Multiplier: 6, yes

FP divider: 20, no

Main memory: 2

I-Cache: 1

D-Cache: 1

Example: Without Memory Hierarchy

(1st iteration)

<u>Instruction</u>	<u>IF</u>	<u>ID</u>	<u>EX</u>	<u>WB</u>	RAW	WAR	<u>waw</u>	<u>Struct</u>
GG: L.D F1, 4(R4)	1	2	5	6	N	N	N	N
L.D F2, 8(R5)	2	3	7	8	N	N	N	Υ
ADD.D F4, F6, F2	3	8	12	13	Y	N	N	N
SUB.D F5, F7, F1	8	9	13	14	N	N	N	N
MUL.D F6, F1, F5	9	14	20	21	Y	N	N	N
ADD.D F7, F2, F6	14	21	25	26	Y	N	N	N
ADD.D F6, F1, F7	21	26	30	31	Υ	N	N	N
DADDI R4, R4, 4	26	27	29	30	N	N	N	N
DADDI R5, R5, 4	27	28	31	32	N	N	N	Υ
DSUB R1, R1, R2	28	29	32	33	N	N	N	Υ
BNE R1, R3, GG	29	33			Y	N	N	N
HLT	33				N	N	N	N

Example: Without Memory Hierarchy

(2nd iteration)


<u>Instruction</u>	<u>IF</u>	<u>ID</u>	<u>EX</u>	<u>WB</u>	RAW	<u>WAR</u>	<u>WAW</u>	<u>Struct</u>
GG: L.D F1, 4(R4)	34	35	38	39	N	Ν	N	N
L.D F2, 8(R5)	35	36	40	41	N	Ν	N	Υ
ADD.D F4, F6, F2	36	41	45	46	Y	N	N	N
SUB.D F5, F7, F1	41	42	46	47	N	N	N	N
MUL.D F6, F1, F5	42	47	53	54	Y	Ν	N	N
ADD.D F7, F2, F6	47	54	58	59	Y	N	N	N
ADD.D F6, F1, F7	54	59	63	64	Y	N	N	N
DADDI R4, R4, 4	59	60	62	63	N	N	N	N
DADDI R5, R5, 4	60	61	64	65	N	N	N	Υ
DSUB R1, R1, R2	61	62	65	66	N	N	N	Υ
BNE R1, R3, GG	62	66			Y	N	N	N
HLT	66	67			N	N	N	N
HLT	67							

Important Notes

- The pipeline processor does not have forwarding hardware.
- In addition to the 32 word-size registers (for integers), there are 32 FP registers; each has 64 bits.
- Floating point calculations will have no impact on the required output of your simulator. In fact, only the contents of the integer registers need to be read from the input file, and you do not even need to allocate storage in your simulator for floating point registers.
- The number of cycles required by the ALU depends on the latency of the involved functional unit and whether it is pipelined or not.
- Instructions and data are stored in memory starting at address 0x0 and 0x100 respectively. Load and store instructions use word addresses when accessing data.
- Both conditional and unconditional jump instructions can be forward and backward. You can assume that a program will not create a closed loop.
- The HLT instruction will mark the end of the program, i.e., fetching will seize as soon as the HLT instruction is decoded. In your implementation you can assume that the program will have two HLT instructions at the end in order to stop accessing the cache once the first HLT reaches the decode stage. You can ignore the second HLT instruction.

Data Hazards

- Integer and floating point operations use the same write port and hence structural hazards can occur.
 - Structural hazards are detected before entering the WB stages.
 - The functional unit that has the instruction will be stalled if the instruction cannot proceed to WB stage.
 - In case multiple instructions are ready at the same time to the WB stage, the priority will be given to the functional unit that in not pipelined and takes the most execution cycle (based on the parameters in "config.txt"). If there is a tie, the instruction that was issued the earliest will have the priority.
- An instruction stalled for RAW hazard in the ID stage can get the values in the same cycle WB takes place.
- WAW hazards are detected at the ID stages and resolved by stalling the pipeline.
- An instruction may suffer multiple hazards (all needs to be reported)
 - WAW and Structural hazards are checked first, then RAW hazard
 - Report ONLY RAW, WAR and WAW data hazards that cause STALLS.



Example: With Memory Hierarchy

(1st iteration)

<u>Instruction</u>	<u>IF</u>	<u>ID</u>	<u>EX</u>	<u>WB</u>	RAW	WAR	<u>waw</u>	<u>Struct</u>
GG: L.D F1, 4(R4)	6	7	15	16	N	N	N	N
L.D F2, 8(R5)	7	8	17	18	N	N	N	Υ
ADD.D F4, F6, F2	8	18	22	23	Y	N	N	N
SUB.D F5, F7, F1	18	19	23	24	N	N	N	N
MUL.D F6, F1, F5	24	25	31	32	N	N	N	N
ADD.D F7, F2, F6	25	32	36	37	Y	N	N	N
ADD.D F6, F1, F7	32	37	41	42	Y	N	N	N
DADDI R4, R4, 4	37	38	40	41	N	N	N	N
DADDI R5, R5, 4	43	44	46	47	N	N	N	N
DSUB R1, R1, R2	44	45	47	48	N	N	N	N
BNE R1, R3, GG	45	48			Y	N	N	N
HLT	48				N	N	N	N

Example: With Memory Hierarchy

(2nd iteration)

<u>Instruction</u>	<u>IF</u>	<u>ID</u>	<u>EX</u>	<u>WB</u>	RAW	<u>WAR</u>	<u>WAW</u>	<u>Struct</u>
GG: L.D F1, 4(R4)	49	50	53	54	N	N	N	N
L.D F2, 8(R5)	50	51	60	61	N	N	N	Υ
ADD.D F4, F6, F2	51	61	65	66	Y	N	N	N
SUB.D F5, F7, F1	61	62	66	67	N	N	N	N
MUL.D F6, F1, F5	62	67	73	74	Y	N	N	N
ADD.D F7, F2, F6	67	74	78	79	Y	N	N	N
ADD.D F6, F1, F7	74	79	83	84	Y	N	N	N
DADDI R4, R4, 4	79	80	82	83	N	N	N	N
DADDI R5, R5, 4	80	81	84	85	N	N	N	Υ
DSUB R1, R1, R2	81	82	85	86	N	N	N	Υ
BNE R1, R3, GG	82	86			Y	N	N	N
HLT	86	87			N	N	N	N
HLT	92							

Output

clock cycle that instruction leaves each stage

Instruction	<u>FT</u>	<u>ID</u>	<u>EX</u>	<u>WB</u>	1
GG: LD F1, 4(R4)	6	7	15	16	
LD F2, 8(R5)	7	8	17	18	
: :					
DSUB R1, R1, R2	81	82	85	86	
BNE R1, R3, GG					'
HLT	86	87			
HLT	92				<u>ا</u>

Hazards that caused stalls

RAW	WAR	WAW	<u>Struct</u>
N	N	N	N
N	N	N	Υ
N	N	N	Υ
Υ	N	N	N
N	N	N	N

Total number of access requests for instruction cache: 25

Number of instruction cache hits: 21

Total number of access requests for data cache: 8

Number of data cache hits: 6

Cycle number of last stage (WB for ALU instructions)

A branching instruction terminates in "ID" stage and does not have entries in the EX and WB stages.