

OptiMOS[™]2 Small-Signal-Transistor

Features

- N-channel
- Enhancement mode
- Super Logic level (2.5V rated)
- · Avalanche rated
- Qualified according to AEC Q101
- 100% lead-free; RoHS compliant
- Halogen-free according to IEC61249-2-21









Product Summary

V _{DS}	20	V	
R _{DS(on),max}	140	mΩ	
	V _{GS} =2.5 V	250	
I _D	1.5	Α	



PG-SOT23



Туре	Package	Tape and Reel Information	Marking	Lead Free	Packing
BSS214N	PG-SOT23	H6327: 3000 pcs/ reel	SVs	Yes	Non dry

Maximum ratings, at T_j =25 °C, unless otherwise specified

Parameter	Symbol	Conditions	Value	Unit
Continuous drain current	I _D	T _A =25 °C	1.5	Α
		T _A =70 °C	1.2	
Pulsed drain current	I _{D,pulse}	T _A =25 °C	6	
Avalanche energy, single pulse	E _{AS}	$I_{\rm D}$ =1.5 A, $R_{\rm GS}$ =25 Ω	3.7	mJ
Reverse diode d v /d t	dv/dt	I _D =1.5 A, V _{DS} =16 V, d <i>i</i> /d <i>t</i> =200 A/μs, T _{j,max} =150 °C	6	kV/μs
Gate source voltage	V_{GS}		±12	V
Power dissipation	P _{tot}	T _A =25 °C	0.5	W
Operating and storage temperature	$T_{\rm j},T_{\rm stg}$		-55 150	°C
ESD Class		JESD22-A114 -HBM	0 (<250V)	
Soldering Temperature			260 °C	
IEC climatic category; DIN IEC 68-1			55/150/56	



Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	
Thermal characteristics						
Thermal resistance, junction - ambient	R_{thJA}	minimal footprint 1)	-	-	250	K/W

Electrical characteristics, at $T_{\rm j}$ =25 °C, unless otherwise specified

Static characteristics

Drain-source breakdown voltage	V _{(BR)DSS}	V _{GS} = 0 V, I _D = 250 μA	20	-	-	V
Gate threshold voltage	$V_{\rm GS(th)}$	V _{DS} =V _{GS} , I _D =3.7 μA	0.7	0.95	1.2	
Drain-source leakage current	I _{DSS}	V _{DS} =20 V, V _{GS} =0 V, T _j =25 °C	1	1	1	μА
		V _{DS} =20 V, V _{GS} =0 V, T _j =150 °C	-	-	100	
Gate-source leakage current	I _{GSS}	V _{GS} =12 V, V _{DS} =0 V	-	-	100	nA
Drain-source on-state resistance	$R_{DS(on)}$	V _{GS} =2.5 V, I _D =0.7 A	-	175	250	mΩ
		V _{GS} =4.5 V, I _D =1.5 A	-	106	140	
Transconductance	$g_{ ext{fs}}$	$ V_{\rm DS} > 2 I_{\rm D} R_{\rm DS(on)max},$ $I_{\rm D} = 1.2 \text{ A}$	-	4	-	s

 $^{^{1)}}$ Performed on 40mm^2 FR4 PCB. The traces are 1mm wide, $70\mu\text{m}$ thick and 20mm long; they are present on both sides of the PCB.




Parameter	Symbol	Conditions		Values		Unit
			min.	typ.	max.	
Dynamic characteristics						
Input capacitance	Ciss		-	107	143	pF
Output capacitance	Coss	$V_{\rm GS}$ =0 V, $V_{\rm DS}$ =10 V, f=1 MHz	-	46	62	
Reverse transfer capacitance	C _{rss}	1	-	6	-	
Turn-on delay time	$t_{d(on)}$		-	4.1	-	ns
Rise time	t _r	V _{DD} =10 V, V _{GS} =4.5 V,	-	7.8	-	
Turn-off delay time	$t_{d(off)}$	$I_{\rm D}$ =1.5 A, $R_{\rm G}$ =6 Ω	-	6.8	-	
Fall time	t_{f}	1	-	1.4	-	
Gate Charge Characteristics						
Gate to source charge	Q _{gs}		-	0.24	-	nC
Gate to drain charge	Q_{gd}	$V_{\rm DD}$ =10 V, $I_{\rm D}$ =1.5 A, $V_{\rm GS}$ =0 to 5 V	-	0.2	-	
Gate charge total	Qg		-	0.8	-	
Gate plateau voltage	V _{plateau}		-	2.2	-	V
Reverse Diode						
Diode continous forward current	Is	T -25 °C	-	-	0.5	Α
Diode pulse current	I _{S,pulse}	- T _A =25 °C	-	-	6	
Diode forward voltage	V _{SD}	V _{GS} =0 V, I _F =1.5 A, T _j =25 °C	-	0.8	1.1	V
Reverse recovery time	t _{rr}	V _R =10 V, I _F =1.5 A,	-	8.4	-	ns
Reverse recovery charge	Q _{rr}	$di_F/dt=100 A/\mu s$	-	1.7	-	nC




1 Power dissipation

$$P_{tot}$$
=f(T_A)

2 Drain current






3 Safe operating area

$$I_{\rm D}$$
=f($V_{\rm DS}$); $T_{\rm A}$ =25 °C; D =0


parameter: $t_{\rm p}$



4 Max. transient thermal impedance

$$Z_{thJA}$$
=f(t_p)

parameter: $D=t_p/T$






5 Typ. output characteristics

 $I_D = f(V_{DS}); T_j = 25 °C$


parameter: $V_{\rm GS}$



6 Typ. drain-source on resistance


 $R_{DS(on)}$ =f(I_D); T_j =25 °C

parameter: $V_{\rm GS}$




7 Typ. transfer characteristics

 I_{D} =f(V_{GS}); $|V_{DS}|$ >2 $|I_{D}|R_{DS(on)max}$



8 Typ. forward transconductance


$$g_{fs}$$
=f(I_D); T_j =25 °C





9 Drain-source on-state resistance


$$R_{DS(on)}$$
=f(T_j); I_D =1.5 A; V_{GS} =4.5 V



10 Typ. gate threshold voltage


$$V_{\rm GS(th)}$$
=f($T_{\rm j}$); $V_{\rm DS}$ = $V_{\rm GS}$; $I_{\rm D}$ =3.7 μA

parameter: I_D



11 Typ. capacitances


 $C=f(V_{DS}); V_{GS}=0 V; f=1 MHz; T_j=25$ °C



12 Forward characteristics of reverse diode

$$I_{\mathsf{F}} = \mathsf{f}(V_{\mathsf{SD}})$$

parameter: $T_{\rm j}$






13 Avalanche characteristics

 I_{AS} =f(t_{AV}); R_{GS}=25 W


parameter: $T_{j(start)}$



14 Typ. gate charge


 V_{GS} =f(Q_{gate}); I_D=6A pulsed

parameter: V_{DD}




15 Drain-source breakdown voltage

 $V_{BR}(DSS)=f(T_j); I_D=250 \mu A$




16 Gate charge waveforms






SOT23


Package Outline:



Footprint:



Packaging:



Dimensions in mm



Published by Infineon Technologies AG 81726 Munich, Germany © 2008 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office. Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.