K22P121M100SF9 Rev. 5, 4/2015

Data Sheet: Technical Data

#### Kinetis K22F 128KB Flash


100 MHz Cortex-M4 Based Microcontroller with FPU

The K22 product family members are optimized for cost-sensitive applications requiring low-power, USB connectivity, and processing efficiency with a floating-point unit. These devices share the comprehensive enablement and scalability of the Kinetis family.

This product offers:

- Run power consumption down to 120 μA/MHz. Static power consumption down to 2.6 μA with full state retention and 6 μs wakeup. Lowest static mode down to 120 nA.
- USB LS/FS OTG 2.0 with embedded 3.3 V, USB FS device crystal-less functionality.

MK22FN128VDC10 MK22FN128VLL10 MK22FN128VMP10 MK22FN128VLH10



#### **Performance**

 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz

#### Memories and memory interfaces

- 128 KB of embedded flash and 24 KB of RAM
- Serial programming interface(EzPort)
- Pre-programmed Kinetis flashloader for one-time, insystem factory programming

#### System peripherals

- Flexible low-power modes, multiple wakeup sources
- · 4-channel DMA controller
- Independent External and Software Watchdog monitor

#### Clocks

- Two crystal oscillators: 32 kHz (RTC) and 32-40 kHz or 3-32 MHz
- Three internal oscillators: 32 kHz, 4 MHz, and 48 MHz
- Multi-purpose clock generator with FLL

#### Security and integrity modules

- · Hardware CRC module
- 128-bit unique identification (ID) number per chip
- Flash access control to protect proprietary software

#### **Human-machine interface**

• Up to 67 general-purpose I/O (GPIO)

#### **Analog modules**

- Two 16-bit SAR ADCs (1.2 MS/s in 12bit mode)
- One 12-bit DAC
- Two analog comparators (CMP) with 6-bit DAC
- · Accurate internal voltage reference

#### **Communication interfaces**

- USB LS/FS OTG 2.0 with on-chip transceiver
- USB full-speed device crystal-less operation
- Two SPI modules
- Three UART modules and one low-power UART
- Two I2C: Support for up to 1 Mbps operation
- I2S module

#### **Timers**

- One 8-channel general-purpose/PWM timer
- Two 2-channel general-purpose timers with quadrature decoder functionality
- Periodic interrupt timers
- 16-bit low-power timer
- Real-time clock with independent power domain
- Programmable delay block

#### **Operating Characteristics**

- Voltage range (including flash writes): 1.71 to 3.6 V
- Temperature range (ambient): -40 to 105°C



#### **Ordering Information**

Part Number	Mer	Number of GPIOs	
	Flash (KB)	SRAM (KB)	
MK22FN128VDC10	128	24	67
MK22FN128VLL10	128	24	66
MK22FN128VMP10	128	24	40
MK22FN128VLH10	128	24	40

#### **Related Resources**

Туре	Description
Selector Guide	The Freescale Solution Advisor is a web-based tool that features interactive application wizards and a dynamic product selector.
Product Brief	The Product Brief contains concise overview/summary information to enable quick evaluation of a device for design suitability.
Reference Manual	The Reference Manual contains a comprehensive description of the structure and function (operation) of a device.
Data Sheet	The Data Sheet includes electrical characteristics and signal connections.
Chip Errata	The chip mask set Errata provides additional or corrective information for a particular device mask set.
Package drawing	Package dimensions are provided in package drawings.

Figure 1 shows the functional modules in the chip.




Figure 1. Functional block diagram

# **Table of Contents**

1	Rati	ngs	5
	1.1	Therm	al handling ratings5
	1.2	Moistu	re handling ratings5
	1.3	ESD h	andling ratings5
	1.4	Voltage	e and current operating ratings5
2	Ger	neral	6
	2.1	AC ele	ectrical characteristics6
	2.2	Nonsw	ritching electrical specifications6
		2.2.1	Voltage and current operating requirements 6
		2.2.2	LVD and POR operating requirements7
		2.2.3	Voltage and current operating behaviors8
		2.2.4	Power mode transition operating behaviors 9
		2.2.5	Power consumption operating behaviors 10
		2.2.6	EMC radiated emissions operating behaviors 16
		2.2.7	Designing with radiated emissions in mind17
		2.2.8	Capacitance attributes17
	2.3	Switch	ing specifications17
		2.3.1	Device clock specifications17
		2.3.2	General switching specifications
	2.4	Therm	al specifications19
		2.4.1	Thermal operating requirements
		2.4.2	Thermal attributes19
3	Peri	ipheral (	operating requirements and behaviors20
	3.1	Core n	nodules20
		3.1.1	SWD electricals20
		3.1.2	JTAG electricals21
	3.2	Systen	n modules24
	3.3	Clock	modules24
		3.3.1	MCG specifications24
		3.3.2	IRC48M specifications26
		3.3.3	Oscillator electrical specifications27
		3.3.4	32 kHz oscillator electrical characteristics29

	3.4	Memor	ries and memory interfaces	30
		3.4.1	Flash electrical specifications	30
		3.4.2	EzPort switching specifications	31
	3.5	Securit	ty and integrity modules	. 32
	3.6	Analog		. 32
		3.6.1	ADC electrical specifications	33
		3.6.2	CMP and 6-bit DAC electrical specifications	37
		3.6.3	12-bit DAC electrical characteristics	39
		3.6.4	Voltage reference electrical specifications	. 42
	3.7	Timers		43
	3.8	Comm	unication interfaces	43
		3.8.1	USB electrical specifications	44
		3.8.2	DSPI switching specifications (limited voltage	
			range)	44
		3.8.3	DSPI switching specifications (full voltage	
			range)	
		3.8.4	Inter-Integrated Circuit Interface (I2C) timing	47
		3.8.5	UART switching specifications	. 49
		3.8.6	I2S/SAI switching specifications	49
4			S	
	4.1	Obtain	ing package dimensions	. 55
5				
			gnal Multiplexing and Pin Assignments	
	5.2	K22 Pi	nouts	61
6	Part	identifi	cation	65
	6.1	Descri	otion	65
	6.2	Forma	t	65
	6.3	Fields.		66
	6.4	Examp	le	66
	6.5	121-pir	n XFBGA part marking	. 67
	6.6	64-pin	MAPBGA part marking	67
7	Rev	ision Hi	story	67

## 1 Ratings

### 1.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>STG</sub>	Storage temperature	<b>–</b> 55	150	°C	1
T <sub>SDR</sub>	Solder temperature, lead-free	_	260	°C	2

- 1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.
- Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

## 1.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	_	3	_	1

Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

### 1.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
$V_{HBM}$	Electrostatic discharge voltage, human body model	-2000	+2000	V	1
V <sub>CDM</sub>	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I <sub>LAT</sub>	Latch-up current at ambient temperature of 105°C	-100	+100	mA	3

- 1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
- 2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.
- 3. Determined according to JEDEC Standard JESD78, IC Latch-Up Test.

### 1.4 Voltage and current operating ratings

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	Digital supply voltage	-0.3	3.8	V
I <sub>DD</sub>	Digital supply current	_	145	mA
V <sub>DIO</sub>	Digital input voltage	-0.3	V <sub>DD</sub> + 0.3	V
V <sub>AIO</sub>	Analog <sup>1</sup>	-0.3	V <sub>DD</sub> + 0.3	V
I <sub>D</sub>	Maximum current single pin limit (applies to all digital pins)	-25	25	mA
$V_{DDA}$	Analog supply voltage	V <sub>DD</sub> – 0.3	V <sub>DD</sub> + 0.3	V
V <sub>USB0_DP</sub>	USB0_DP input voltage	-0.3	3.63	V
V <sub>USB0_DM</sub>	USB0_DM input voltage	-0.3	3.63	V
$V_{BAT}$	RTC battery supply voltage	-0.3	3.8	V

<sup>1.</sup> Analog pins are defined as pins that do not have an associated general purpose I/O port function.

#### 2 General

#### 2.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.




Figure 2. Input signal measurement reference

## 2.2 Nonswitching electrical specifications

### 2.2.1 Voltage and current operating requirements

Table 1. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
$V_{DD}$	Supply voltage	1.71	3.6	V	
$V_{DDA}$	Analog supply voltage	1.71	3.6	V	
$V_{DD} - V_{DDA}$	V <sub>DD</sub> -to-V <sub>DDA</sub> differential voltage	-0.1	0.1	V	
V <sub>SS</sub> – V <sub>SSA</sub>	V <sub>SS</sub> -to-V <sub>SSA</sub> differential voltage	-0.1	0.1	V	
$V_{BAT}$	RTC battery supply voltage	1.71	3.6	V	
USBV <sub>DD</sub>	USB Transceiver supply voltage	3.0	3.6	V	1
V <sub>IH</sub>	Input high voltage	$0.7 \times V_{DD}$	_	V	
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	$0.75 \times V_{DD}$	_	V	
	• 1.7 V ≤ V <sub>DD</sub> ≤ 2.7 V				
V <sub>IL</sub>	Input low voltage	_	$0.35 \times V_{DD}$	V	
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	_	$0.3 \times V_{DD}$	V	
	• 1.7 V ≤ V <sub>DD</sub> ≤ 2.7 V				
V <sub>HYS</sub>	Input hysteresis	$0.06 \times V_{DD}$	_	V	
I <sub>ICIO</sub>	Analog and I/O pin DC injection current — single pin				2
	V <sub>IN</sub> < V <sub>SS</sub> -0.3V (Negative current injection)	-3	_	mA	
I <sub>ICcont</sub>	Contiguous pin DC injection current —regional limit, includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins  • Negative current injection	-25	_	mA	
V <sub>ODPU</sub>	Open drain pullup voltage level	V <sub>DD</sub>	V <sub>DD</sub>	V	3
V <sub>RAM</sub>	V <sub>DD</sub> voltage required to retain RAM	1.2	_	V	
V <sub>RFVBAT</sub>	V <sub>BAT</sub> voltage required to retain the VBAT register file	V <sub>POR_VBAT</sub>	_	V	

- 1. USB nominal operating voltage is 3.3 V.
- 2. All analog and I/O pins are internally clamped to V<sub>SS</sub> through ESD protection diodes. If V<sub>IN</sub> is less than V<sub>IO\_MIN</sub> or greater than V<sub>IO\_MAX</sub>, a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as R=(V<sub>IO\_MIN</sub>-V<sub>IN</sub>)/II<sub>ICIO</sub>I.
- 3. Open drain outputs must be pulled to VDD.

### 2.2.2 LVD and POR operating requirements

Table 2. V<sub>DD</sub> supply LVD and POR operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>POR</sub>	Falling VDD POR detect voltage	0.8	1.1	1.5	V	
	Falling low-voltage detect threshold — high range (LVDV=01)	2.48	2.56	2.64	V	

Table 2. V<sub>DD</sub> supply LVD and POR operating requirements (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Low-voltage warning thresholds — high range					1
$V_{LVW1H}$	Level 1 falling (LVWV=00)	2.62	2.70	2.78	V	
$V_{LVW2H}$	Level 2 falling (LVWV=01)	2.72	2.80	2.88	V	
$V_{LVW3H}$	Level 3 falling (LVWV=10)	2.82	2.90	2.98	V	
$V_{\text{LVW4H}}$	Level 4 falling (LVWV=11)	2.92	3.00	3.08	V	
V <sub>HYSH</sub>	Low-voltage inhibit reset/recover hysteresis — high range	_	80	_	mV	
$V_{LVDL}$	Falling low-voltage detect threshold — low range (LVDV=00)	1.54	1.60	1.66	V	
	Low-voltage warning thresholds — low range					1
$V_{LVW1L}$	Level 1 falling (LVWV=00)	1.74	1.80	1.86	V	
$V_{LVW2L}$	Level 2 falling (LVWV=01)	1.84	1.90	1.96	V	
$V_{LVW3L}$	Level 3 falling (LVWV=10)	1.94	2.00	2.06	V	
$V_{LVW4L}$	Level 4 falling (LVWV=11)	2.04	2.10	2.16	V	
V <sub>HYSL</sub>	Low-voltage inhibit reset/recover hysteresis — low range	_	60	_	mV	
$V_{BG}$	Bandgap voltage reference	0.97	1.00	1.03	V	
t <sub>LPO</sub>	Internal low power oscillator period — factory trimmed	900	1000	1100	μs	

<sup>1.</sup> Rising threshold is the sum of falling threshold and hysteresis voltage

Table 3. VBAT power operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>POR VBAT</sub>	Falling VBAT supply POR detect voltage	0.8	1.1	1.5	V	

### 2.2.3 Voltage and current operating behaviors

Table 4. Voltage and current operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>OH</sub>	Output high voltage — Normal drive pad except RESET_B					
	$2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OH} = -5 \text{ mA}$	V <sub>DD</sub> – 0.5	_	_	V	1
	$1.71 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}, \text{I}_{OH} = -2.5 \text{ mA}$	$V_{DD} - 0.5$	_	_	V	
V <sub>OH</sub>	Output high voltage — High drive pad except RESET_B					
	$2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OH} = -20 \text{ mA}$	V <sub>DD</sub> – 0.5	_	_	V	1

Table 4. Voltage and current operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	1.71 V ≤ V <sub>DD</sub> ≤ 2.7 V, I <sub>OH</sub> = -10 mA	V <sub>DD</sub> – 0.5	_	_	V	
I <sub>OHT</sub>	Output high current total for all ports	_	_	100	mA	
V <sub>OL</sub>	Output low voltage — Normal drive pad except RESET_B					
	$2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 5 \text{ mA}$	_	_	0.5	V	1
	$1.71 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}, \text{I}_{OL} = 2.5 \text{ mA}$	_	_	0.5	V	
V <sub>OL</sub>	Output low voltage — High drive pad except RESET_B					
	$2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 20 \text{ mA}$	_	_	0.5	V	1
	$1.71 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}, \text{I}_{OL} = 10 \text{ mA}$	_	_	0.5	V	
V <sub>OL</sub>	Output low voltage — RESET_B					
	$2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 3 \text{ mA}$	_	_	0.5	V	
	$1.71 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}, \text{I}_{OL} = 1.5 \text{ mA}$	_	_	0.5	V	
I <sub>OLT</sub>	Output low current total for all ports	_	_	100	mA	
I <sub>IN</sub>	Input leakage current (per pin) for full temperature range					
	All pins other than high drive port pins	_	0.002	0.5	μΑ	1, 2
	High drive port pins	_	0.004	0.5	μΑ	
I <sub>IN</sub>	Input leakage current (total all pins) for full temperature range	_	_	1.0	μA	2
R <sub>PU</sub>	Internal pullup resistors	20	_	50	kΩ	3
R <sub>PD</sub>	Internal pulldown resistors	20	_	50	kΩ	4

<sup>1.</sup> PTB0, PTB1, PTC3, PTC4, PTD4, PTD5, PTD6, and PTD7 I/O have both high drive and normal drive capability selected by the associated PTx\_PCRn[DSE] control bit. All other GPIOs are normal drive only.

### 2.2.4 Power mode transition operating behaviors

All specifications except  $t_{POR}$ , and VLLSx $\rightarrow$ RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 72 MHz
- Bus clock = 36 MHz
- Flash clock = 24 MHz
- MCG mode: FEI

<sup>2.</sup> Measured at VDD=3.6V

<sup>3.</sup> Measured at  $V_{DD}$  supply voltage =  $V_{DD}$  min and Vinput =  $V_{SS}$ 

<sup>4.</sup> Measured at  $V_{DD}$  supply voltage =  $V_{DD}$  min and Vinput =  $V_{DD}$ 

Table 5. Power mode transition operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>POR</sub>	After a POR event, amount of time from the point V <sub>DD</sub> reaches 1.71 V to execution of the first instruction across the operating temperature range of the chip.	_	_	300	μs	1
	• VLLS0 → RUN	_	_	135	μs	
	• VLLS1 → RUN	_	_	135	μs	
	VLLS2 → RUN	_	_	75	μs	
	VLLS3 → RUN	_	_	75	μs	
	• LLS2 → RUN	_	_	6	μs	
	• LLS3 → RUN	_	_	6	μs	
	• VLPS → RUN	_	_	5.7	μs	
	• STOP → RUN	_	_	5.7	μs	

<sup>1.</sup> Normal boot (FTFA\_OPT[LPBOOT]=1)

### 2.2.5 Power consumption operating behaviors

The current parameters in the table below are derived from code executing a while(1) loop from flash, unless otherwise noted.

The IDD typical values represent the statistical mean at 25°C, and the IDD maximum values for RUN, WAIT, VLPR, and VLPW represent data collected at 125°C junction temperature unless otherwise noted. The maximum values represent characterized results equivalent to the mean plus three times the standard deviation (mean + 3 sigma).

Table 6. Power consumption operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DDA</sub>	Analog supply current	_	_	See note	mA	1
I <sub>DD_HSRUN</sub>	High Speed Run mode current - all peripheral clocks disabled, CoreMark benchmark code executing from flash					_

Table 6. Power consumption operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	@ 1.8V	_	19.51	20.24	mA	2, 3, 4
	@ 3.0V	_	19.51	20.24	mA	
I <sub>DD_HSRUN</sub>	High Speed Run mode current - all peripheral clocks disabled, code executing from flash					
	@ 1.8V	_	16.9	17.63	mA	5
	@ 3.0V	_	17.0	17.73	mA	
I <sub>DD_HSRUN</sub>	High Speed Run mode current — all peripheral clocks enabled, code executing from flash					
	@ 1.8V	_	22.8	23.53	mA	6
	@ 3.0V	_	22.9	23.63	mA	
I <sub>DD_RUN</sub>	Run mode current in Compute operation — CoreMark benchmark code executing from flash					
	@ 1.8V	_	11.39	12.12	mA	2, 3, 7
	@ 3.0V	_	11.58	12.31	mA	
I <sub>DD_RUN</sub>	Run mode current in Compute operation — code executing from flash					
	@ 1.8V	_	10.90	11.90	mA	7
	@ 3.0V	_	10.90	12.23	mA	
I <sub>DD_RUN</sub>	Run mode current — all peripheral clocks disabled, code executing from flash					
	@ 1.8V	_	11.8	12.53	mA	8
	@ 3.0V	_	11.9	12.63	mA	
I <sub>DD_RUN</sub>	Run mode current — all peripheral clocks enabled, code executing from flash					
	@ 1.8V	_	15.5	16.23	mA	9
	@ 3.0V					
	• @ 25°C	_	15.6	16.33	mA	
	• @ 70°C	_	15.6	16.33	mA	
	• @ 85°C	_	15.6	16.33	mA	
	• @ 105°C	_	16.3	17.03	mA	
I <sub>DD_RUN</sub>	Run mode current — Compute operation, code executing from flash					
	@ 1.8V	_	10.9	11.63	mA	10
	@ 3.0V					
	• @ 25°C	_	10.9	11.63	mA	
	• @ 70°C	_	10.9	11.63	mA	
	• @ 85°C	_	10.9	11.63	mA	
	• @ 105°C	_	11.5	12.23	mA	

Table 6. Power consumption operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DD_WAIT</sub>	Wait mode high frequency current at 3.0 V — all peripheral clocks disabled	_	6.5	7.23	mA	8
I <sub>DD_WAIT</sub>	Wait mode reduced frequency current at 3.0 V — all peripheral clocks disabled	_	3.9	4.63	mA	11
I <sub>DD_VLPR</sub>	Very-low-power run mode current in Compute operation — CoreMark benchmark code executing from flash					
	@ 1.8V	_	0.60	0.88	mA	2, 3, 12
	@ 3.0V	_	0.61	0.89	mA	
I <sub>DD_VLPR</sub>	Very-low-power run mode current in Compute operation, code executing from flash					
	@ 1.8V	_	0.48	0.76	mA	12
	@ 3.0V	_	0.48	0.76	mA	
I <sub>DD_VLPR</sub>	Very-low-power run mode current at 3.0 V — all peripheral clocks disabled	_	0.54	0.82	mA	13
I <sub>DD_VLPR</sub>	Very-low-power run mode current at 3.0 V — all peripheral clocks enabled	_	0.79	1.07	mA	14
I <sub>DD_VLPW</sub>	Very-low-power wait mode current at 3.0 V — all peripheral clocks disabled	_	0.30	0.59	mA	15
I <sub>DD_STOP</sub>	Stop mode current at 3.0 V					
	@ -40°C to 25°C		0.27	0.33	mA	
	@ 70°C		0.31	0.36	mA	
	@ 85°C	_	0.31	0.36	mA	
	@ 105°C	_	0.43	0.66	mA	
$I_{DD\_VLPS}$	Very-low-power stop mode current at 3.0 V					
	@ -40°C to 25°C	_	4.2	9.00	μΑ	
	@ 70°C	_	15.8	31.90	μΑ	
	@ 85°C	_	26.9	50.95	μΑ	
	@ 105°C	_	43.0	89.00	μΑ	
I <sub>DD_LLS3</sub>	Low leakage stop mode 3 current at 3.0 V					
	@ -40°C to 25°C	_	2.6	3.30	μΑ	
	@ 70°C	_	6.2	8.60	μΑ	
	@ 85°C	_	9.6	12.30	μΑ	
	@ 105°C	_	15.0	26.00	μΑ	
I <sub>DD_LLS2</sub>	Low leakage stop mode 2 current at 3.0 V					
	@ -40°C to 25°C	_	2.4	3.00	μΑ	
	@ 70°C	_	5.2	6.85	μΑ	
	@ 85°C	_	7.9	9.95	μΑ	
	@ 105°C	_	12.0	20.00	μΑ	
I <sub>DD_VLLS3</sub>	Very low-leakage stop mode 3 current at 3.0 V					
	@ -40°C to 25°C	_	1.8	2.10	μΑ	

Table 6. Power consumption operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	@ 70°C	_	4.3	5.70	μΑ	
	@ 85°C	_	6.6	8.10	μA	
	@ 105°C	_	10.0	17.00	μA	
I <sub>DD_VLLS2</sub>	Very low-leakage stop mode 2 current at 3.0 V					
	@ -40°C to 25°C	_	1.6	1.80	μΑ	
	@ 70°C	_	3.1	3.90	μΑ	
	@ 85°C	_	4.7	7.00	μΑ	
	@ 105°C	_	6.8	10.90	μΑ	
I <sub>DD_VLLS1</sub>	Very low-leakage stop mode 1 current at 3.0 V					
_	@ -40°C to 25°C	_	0.70	0.90	μA	
	@ 70°C	_	1.78	2.09	μA	
	@ 85°C	_	2.8	3.25	μA	
	@ 105°C	_	4.0	6.15	μA	
I <sub>DD_VLLS0</sub>	Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit enabled					
	@ -40°C to 25°C	_	0.40	0.49	μA	
	@ 70°C	_	1.38	1.49	μA	
	@ 85°C	_	2.40	2.70	μA	
	@ 105°C	_	3.6	5.65	μA	
I <sub>DD_VLLS0</sub>	Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit disabled					
	@ -40°C to 25°C	_	0.12	0.19	μA	
	@ 70°C	_	1.05	1.13	μA	
	@ 85°C	_	2.1	2.45	μA	
	@ 105°C	_	3.3	5.35	μA	
I <sub>DD_VBAT</sub>	Average current with RTC and 32kHz disabled at 3.0 V					
	@ -40°C to 25°C	_	0.18	0.21	μΑ	
	@ 70°C	_	0.66	0.86	μA	
	@ 85°C	_	1.52	2.24	μ <b>Α</b>	
	@ 105°C	_	2.92	4.30	μ <b>Α</b>	
I <sub>DD_VBAT</sub>	Average current when CPU is not accessing RTC registers					
	@ 1.8V					
	• @ -40°C to 25°C	_	0.57	0.67	μΑ	16
	• @ 70°C	_	0.90	1.2	μΑ	
	• @ 85°C	_	0.90	1.2	μΑ	
	• @ 105°C	_	2.4	3.5	μA	
	@ 3.0V					

Table 6. Power consumption operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	• @ -40°C to 25°C	_	0.67	0.94	μΑ	
	• @ 70°C	_	1.0	1.4	μΑ	
	• @ 85°C	_	1.0	1.4	μΑ	
	• @ 105°C	_	2.7	3.9	μΑ	

- 1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
- 2. Cache on and prefetch on, low compiler optimization.
- 3. Coremark benchmark compiled using IAR 7.2 withs optimization level low.
- 100 MHz core and system clock, 50 MHz bus clock, and 25 MHz flash clock. MCG configured for FEE mode. All peripheral clocks disabled.
- 5. 100MHz core and system clock, 50MHz bus clock, and 25MHz flash clock. MCG configured for FEI mode. All peripheral clocks disabled.
- 6. 100MHz core and system clock, 50MHz bus clock, and 25MHz flash clock. MCG configured for FEI mode. All peripheral clocks enabled.
- 7. 72 MHz core and system clock, 36 MHz bus clock, and 24 MHz flash clock. MCG configured for FEE mode. All peripheral clocks disabled. Compute operation.
- 8. 72MHz core and system clock, 36MHz bus clock, and 24MHz flash clock. MCG configured for FEI mode. All peripheral clocks disabled.
- 72MHz core and system clock, 36MHz bus clock, and 24MHz flash clock. MCG configured for FEI mode. All peripheral clocks enabled.
- 72MHz core and system clock, 36MHz bus clock, and 24MHz flash clock. MCG configured for FEI mode. Compute Operation.
- 11. 25MHz core and system clock, 25MHz bus clock, and 25MHz flash clock. MCG configured for FEI mode.
- 4 MHz core, system, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. Compute Operation. Code executing from flash.
- 13. 4 MHz core, system, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled. Code executing from flash.
- 14. 4 MHz core, system, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks enabled but peripherals are not in active operation. Code executing from flash.
- 4 MHz core, system, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled.
- 16. Includes 32kHz oscillator current and RTC operation.

### 2.2.5.1 Diagram: Typical IDD\_RUN operating behavior

The following data was measured under these conditions:

- MCG in FBE mode for 50 MHz and lower frequencies. MCG in FEE mode at frequencies between 50 MHz and 100MHz.
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFA




Figure 3. Run mode supply current vs. core frequency




Figure 4. VLPR mode supply current vs. core frequency

#### 2.2.6 EMC radiated emissions operating behaviors

Table 7. EMC radiated emissions operating behaviors for 64 LQFP package

Parame ter	Conditions	Clocks	Frequency range	Level (Typ.)	Unit	Notes
V <sub>EME</sub>	Device configuration, test	FSYS = 100 MHz	150 kHz-50 MHz	13	dBuV	1, 2, 3
	conditions and EM testing per standard IEC	FBUS = 50 MHz	50 MHz-150 MHz	24		
		External crystal = 10 MHz	150 MHz-500 MHz	23		
	Supply voltages:		500 MHz-1000 MHz	7		
	Temp = 25°C		IEC level	L		4

- 1. Measurements were made per IEC 61967-2 while the device was running typical application code.
- 2. Measurements were performed on the 64LQFP device, MK22FN128VLH10.
- 3. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.
- 4. IEC Level Maximums:  $M \le 18dBmV$ ,  $L \le 24dBmV$ ,  $K \le 30dBmV$ ,  $I \le 36dBmV$ ,  $H \le 42dBmV$ .

### 2.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to www.freescale.com.
- 2. Perform a keyword search for "EMC design."

### 2.2.8 Capacitance attributes

Table 8. Capacitance attributes

Symbol	Description	Min.	Max.	Unit
C <sub>IN_A</sub>	Input capacitance: analog pins	_	7	pF
C <sub>IN_D</sub>	Input capacitance: digital pins	_	7	pF

# 2.3 Switching specifications

#### 2.3.1 Device clock specifications

Table 9. Device clock specifications

Symbol	Description	Min.	Max.	Unit	Notes
	High Speed run mo	ode	•		
f <sub>SYS</sub>	System and core clock	_	100	MHz	
f <sub>BUS</sub>	Bus clock	_	50	MHz	
	Normal run mode (and High Speed run mode un	nless otherwis	se specified a	bove)	
f <sub>SYS</sub>	System and core clock	_	72	MHz	
f <sub>SYS_USB</sub>	System and core clock when Full Speed USB in operation	20	_	MHz	
f <sub>BUS</sub>	Bus clock	_	50	MHz	
f <sub>FLASH</sub>	Flash clock	_	25	MHz	
f <sub>LPTMR</sub>	LPTMR clock	_	25	MHz	
	VLPR mode <sup>1</sup>				
f <sub>SYS</sub>	System and core clock	_	4	MHz	
f <sub>BUS</sub>	Bus clock	_	4	MHz	
f <sub>FLASH</sub>	Flash clock	_	1	MHz	
f <sub>ERCLK</sub>	External reference clock	_	16	MHz	

Table 9. Device clock specifications (continued)

Symbol	Description	Min.	Max.	Unit	Notes
f <sub>LPTMR_pin</sub>	LPTMR clock	_	25	MHz	
f <sub>LPTMR_ERCLK</sub>	LPTMR external reference clock	_	16	MHz	
f <sub>I2S_MCLK</sub>	I2S master clock	_	12.5	MHz	
f <sub>I2S_BCLK</sub>	I2S bit clock	_	4	MHz	

<sup>1.</sup> The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any other module.

#### 2.3.2 General switching specifications

These general purpose specifications apply to all signals configured for GPIO, UART, and timers.

Table 10. General switching specifications

Symbol	Description	Min.	Max.	Unit	Notes
	GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	_	Bus clock cycles	1, 2
	External RESET and NMI pin interrupt pulse width — Asynchronous path	100	_	ns	3
	GPIO pin interrupt pulse width (digital glitch filter disabled, passive filter disabled) — Asynchronous path	50	_	ns	4
	Mode select (EZP_CS) hold time after reset deassertion	2	_	Bus clock cycles	
	Port rise and fall time				5
	Slew disabled	_			
	• 1.71 ≤ V <sub>DD</sub> ≤ 2.7V	_	10	ns	
	• 2.7 ≤ V <sub>DD</sub> ≤ 3.6V		5	ns	
	Slew enabled	_			
	• 1.71 ≤ V <sub>DD</sub> ≤ 2.7V	_	30	ns	
	• 2.7 ≤ V <sub>DD</sub> ≤ 3.6V		16	ns	

<sup>1.</sup> This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In Stop, VLPS, LLS, and VLLSx modes, the synchronizer is bypassed so shorter pulses can be recognized in that case.

<sup>2.</sup> The greater of synchronous and asynchronous timing must be met.

<sup>3.</sup> These pins have a passive filter enabled on the inputs. This is the shortest pulse width that is guaranteed to be recognized.

<sup>4.</sup> These pins do not have a passive filter on the inputs. This is the shortest pulse width that is guaranteed to be recognized.

<sup>5. 25</sup> pF load

# 2.4 Thermal specifications

### 2.4.1 Thermal operating requirements

Table 11. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>J</sub>	Die junction temperature	-40	125	°C	
T <sub>A</sub>	Ambient temperature	-40	105	°C	1

<sup>1.</sup> Maximum  $T_A$  can be exceeded only if the user ensures that  $T_J$  does not exceed maximum  $T_J$ . The simplest method to determine  $T_J$  is:  $T_J = T_A + \Theta_{JA} X$  chip power dissipation.

#### 2.4.2 Thermal attributes

Board type	Symbol	Descripti on	121 XFBGA	100 LQFP	64 LQFP	64 MAPBGA	Unit	Notes
Single- layer (1s)	R <sub>0JA</sub>	Thermal resistance, junction to ambient (natural convection)	46.6	63	69	53.8	°C/W	1
Four-layer (2s2p)	R <sub>θJA</sub>	Thermal resistance, junction to ambient (natural convection)	39.3	50	51	46.0	°C/W	2
Single- layer (1s)	R <sub>θЈМА</sub>	Thermal resistance, junction to ambient (200 ft./ min. air speed)	39.0	53	57	45.8	°C/W	3
Four-layer (2s2p)	R <sub>θЈМА</sub>	Thermal resistance, junction to ambient (200 ft./ min. air speed)	35.3	44	44	41.0	°C/W	3
_	R <sub>eJB</sub>	Thermal resistance,	36.7	36	33	43.4	°C/W	4

Board type	Symbol	Descripti on	121 XFBGA	100 LQFP	64 LQFP	64 MAPBGA	Unit	Notes
		junction to board						
_	R <sub>eJC</sub>	Thermal resistance, junction to case	11.5	18	18	25.7	°C/W	5
	Ψ <sub>ЈТ</sub>	Thermal characteriz ation parameter, junction to package top outside center (natural convection)	0.9	3	3	0.4	°C/W	6

- 1. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)* with the single layer board horizontal. Board meets JESD51-9 specification.
- 2. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air).
- 3. Determined according to JEDEC Standard JESD51-6, Integrated Circuits Thermal Test Method Environmental Conditions—Forced Convection (Moving Air) with the board horizontal.
- 4. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

## 3 Peripheral operating requirements and behaviors

### 3.1 Core modules

#### 3.1.1 SWD electricals

Table 12. SWD full voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S1	SWD_CLK frequency of operation			
	Serial wire debug	0	33	MHz
S2	SWD_CLK cycle period	1/S1	_	ns
S3	SWD_CLK clock pulse width			

Table 12. SWD full voltage range electricals (continued)

Symbol	Description	Min.	Max.	Unit
	Serial wire debug	15	_	ns
S4	SWD_CLK rise and fall times	_	3	ns
S9	SWD_DIO input data setup time to SWD_CLK rise	8	_	ns
S10	SWD_DIO input data hold time after SWD_CLK rise	1.4	_	ns
S11	SWD_CLK high to SWD_DIO data valid	_	25	ns
S12	SWD_CLK high to SWD_DIO high-Z	5	_	ns




Figure 5. Serial wire clock input timing




Figure 6. Serial wire data timing

#### 3.1.2 JTAG electricals

Table 13. JTAG limited voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
J1	TCLK frequency of operation			MHz
	Boundary Scan	0	10	
	JTAG and CJTAG	0	20	
J2	TCLK cycle period	1/J1	_	ns
J3	TCLK clock pulse width			
	Boundary Scan	50	_	ns
	JTAG and CJTAG	25	_	ns
J4	TCLK rise and fall times	_	3	ns
J5	Boundary scan input data setup time to TCLK rise	20	_	ns
J6	Boundary scan input data hold time after TCLK rise	1	_	ns
J7	TCLK low to boundary scan output data valid	_	25	ns
J8	TCLK low to boundary scan output high-Z	_	25	ns
J9	TMS, TDI input data setup time to TCLK rise	8	_	ns
J10	TMS, TDI input data hold time after TCLK rise	1	_	ns
J11	TCLK low to TDO data valid	_	19	ns
J12	TCLK low to TDO high-Z	_	19	ns
J13	TRST assert time	100	_	ns
J14	TRST setup time (negation) to TCLK high	8	_	ns

Table 14. JTAG full voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
J1	TCLK frequency of operation			MHz
	Boundary Scan	0	10	
	JTAG and CJTAG	0	15	
J2	TCLK cycle period	1/J1	_	ns
J3	TCLK clock pulse width			
	Boundary Scan	50	_	ns
	JTAG and CJTAG	33	_	ns
J4	TCLK rise and fall times	_	3	ns
J5	Boundary scan input data setup time to TCLK rise	20	_	ns
J6	Boundary scan input data hold time after TCLK rise	1.4	_	ns
J7	TCLK low to boundary scan output data valid	_	27	ns

Table 14. JTAG full voltage range electricals (continued)

Symbol	Description	Min.	Max.	Unit
J8	TCLK low to boundary scan output high-Z	_	27	ns
J9	TMS, TDI input data setup time to TCLK rise	8	_	ns
J10	TMS, TDI input data hold time after TCLK rise	1.4	_	ns
J11	TCLK low to TDO data valid	_	26.2	ns
J12	TCLK low to TDO high-Z	_	26.2	ns
J13	TRST assert time	100	_	ns
J14	TRST setup time (negation) to TCLK high	8	_	ns




Figure 7. Test clock input timing





Figure 8. Boundary scan (JTAG) timing



**Figure 9. Test Access Port timing** 




Figure 10. TRST timing

# 3.2 System modules

There are no specifications necessary for the device's system modules.

### 3.3 Clock modules

# 3.3.1 MCG specifications

Table 15. MCG specifications

Symbol	Description		Min.	Тур.	Max.	Unit	Notes
f <sub>ints_ft</sub>		frequency (slow clock) — t nominal VDD and 25 °C		32.768	_	kHz	
$\Delta f_{ints\_t}$		internal reference frequency voltage and temperature	_	+0.5/-0.7	± 2	%	
f <sub>ints_t</sub>	Internal reference user trimmed	frequency (slow clock) —	31.25	_	39.0625	kHz	
$\Delta_{ ext{fdco\_res\_t}}$		med average DCO output voltage and temperature — d SCFTRIM	_	± 0.3	± 0.6	%f <sub>dco</sub>	1
$\Delta f_{dco\_t}$		trimmed average DCO output ltage and temperature	_	+0.5/-0.7	± 2	%f <sub>dco</sub>	1, 2
$\Delta f_{dco\_t}$		trimmed average DCO output ed voltage and temperature	_	± 0.3	± 1.5	%f <sub>dco</sub>	1
f <sub>intf_ft</sub>		frequency (fast clock) — t nominal VDD and 25°C	_	4	_	MHz	
$\Delta f_{intf\_ft}$	(fast clock) over to	on of internal reference clock emperature and voltage — t nominal VDD and 25 °C	_	+1/-2	± 5	%f <sub>intf_ft</sub>	
f <sub>intf_t</sub>	Internal reference user trimmed at n	3	_	5	MHz		
f <sub>loc_low</sub>	Loss of external c	lock minimum frequency —	(3/5) x f <sub>ints_t</sub>	_	_	kHz	
f <sub>loc_high</sub>	Loss of external c RANGE = 01, 10,	lock minimum frequency — or 11	(16/5) x f <sub>ints_t</sub>	_	_	kHz	
		FL	L				
f <sub>fII_ref</sub>	FLL reference free	quency range	31.25	_	39.0625	kHz	
f <sub>dco</sub>	DCO output frequency range	Low range (DRS=00) $640 \times f_{fll\_ref}$	20	20.97	25	MHz	3, 4
		Mid range (DRS=01) $1280 \times f_{fll\_ref}$	40	41.94	50	MHz	
		Mid-high range (DRS=10) $1920 \times f_{fil} _{ref}$	60	62.91	75	MHz	
		High range (DRS=11)	80	83.89	100	MHz	
f <sub>dco_t_DMX3</sub>	DCO output frequency	2560 × f <sub>fll_ref</sub> Low range (DRS=00)	<u> </u>	23.99	_	MHz	5, 6
2	oquonoy	$732 \times f_{fll\_ref}$ Mid range (DRS=01)	_	47.97	_	MHz	
		1464 × f <sub>fll_ref</sub>					
		Mid-high range (DRS=10)	_	71.99	-	MHz	

Table 15. MCG specifications (continued)

Symbol	Description	Description		Тур.	Max.	Unit	Notes
		$2197 \times f_{fll\_ref}$					
		High range (DRS=11)	_	95.98	_	MHz	
		$2929 \times f_{fll\_ref}$					
J <sub>cyc_fll</sub>	FLL period jitter	FLL period jitter		_	_	ps	
	• f <sub>VCO</sub> = 48 M	lHz	_	180	_		
	• f <sub>VCO</sub> = 98 MHz			150			
t <sub>fll_acquire</sub>	FLL target freque	ncy acquisition time	_	_	1	ms	7

- 1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
- 2. 2.0 V <= VDD <= 3.6 V.
- 3. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
- The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation (Δf<sub>dco t</sub>) over voltage and temperature should be considered.
- 5. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
- 6. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
- 7. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

### 3.3.2 IRC48M specifications

Table 16. IRC48M specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
$V_{DD}$	Supply voltage	1.71	_	3.6	V	
I <sub>DD48M</sub>	Supply current	_	400	500	μA	
f <sub>irc48m</sub>	Internal reference frequency	_	48	_	MHz	
Δf <sub>irc48m_ol_lv</sub>	Open loop total deviation of IRC48M frequency at low voltage (VDD=1.71V-1.89V) over full temperature					
	Regulator disable (USB_CLK_RECOVER_IRC_EN[REG_EN]=0)	_	± 0.5	± 1.5	%f <sub>irc48m</sub>	
	Regulator enable (USB_CLK_RECOVER_IRC_EN[REG_EN]=1)	_	± 0.5	± 2.0		
Δf <sub>irc48m_ol_hv</sub>	Open loop total deviation of IRC48M frequency at high voltage (VDD=1.89V-3.6V) over full temperature					
	Regulator enable (USB_CLK_RECOVER_IRC_EN[REG_EN]=1)	_	± 0.5	± 1.5	%f <sub>irc48m</sub>	
Δf <sub>irc48m_ol_hv</sub>	Open loop total deviation of IRC48M frequency at high voltage (VDD=1.89V-3.6V) over -40°C to 85°C	_				
	Regulator enable (USB_CLK_RECOVER_IRC_EN[REG_EN]=1)	_	± 0.5	± 1.0	%f <sub>irc48m</sub>	1
Δf <sub>irc48m_cl</sub>	Closed loop total deviation of IRC48M frequency over voltage and temperature	_	_	± 0.1	%f <sub>host</sub>	2

Table 16. IRC48M specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
J <sub>cyc_irc48m</sub>	Period Jitter (RMS)	_	35	150	ps	
t <sub>irc48mst</sub>	Startup time	_	2	3	μs	3

- 1. The maximum value represents characterized results equivalent to the mean plus or minus three times the standard deviation (mean ± 3 sigma).
- 2. Closed loop operation of the IRC48M is only feasible for USB device operation; it is not usable for USB host operation. It is enabled by configuring for USB Device, selecting IRC48M as USB clock source, and enabling the clock recover function (USB\_CLK\_RECOVER\_IRC\_CTRL[CLOCK\_RECOVER\_EN]=1, USB\_CLK\_RECOVER\_IRC\_EN[IRC\_EN]=1).
- 3. IRC48M startup time is defined as the time between clock enablement and clock availability for system use. Enable the clock by one of the following settings:
  - USB\_CLK\_RECOVER\_IRC\_EN[IRC\_EN]=1, or
  - MCG operating in an external clocking mode and MCG\_C7[OSCSEL]=10, or
  - SIM\_SOPT2[PLLFLLSEL]=11

### 3.3.3 Oscillator electrical specifications

# 3.3.3.1 Oscillator DC electrical specifications Table 17. Oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>DD</sub>	Supply voltage	1.71	_	3.6	V	
I <sub>DDOSC</sub>	Supply current — low-power mode (HGO=0)					1
	• 32 kHz	_	500	_	nA	
	• 4 MHz	_	200	_	μA	
	• 8 MHz (RANGE=01)	_	300	_	μΑ	
	• 16 MHz	_	950	_	μA	
	• 24 MHz	_	1.2	_	mA	
	• 32 MHz	_	1.5	_	mA	
I <sub>DDOSC</sub>	Supply current — high-gain mode (HGO=1)					1
	• 32 kHz	_	25	_	μA	
	• 4 MHz	_	400	_	μA	
	• 8 MHz (RANGE=01)	_	500	_	μA	
	• 16 MHz	_	2.5	_	mA	
	• 24 MHz	_	3	_	mA	
	• 32 MHz	_	4	_	mA	
C <sub>x</sub>	EXTAL load capacitance	_	_	_		2, 3
Cy	XTAL load capacitance	_	_	_		2, 3

Table 17. Oscillator DC electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
R <sub>F</sub>	Feedback resistor — low-frequency, low-power mode (HGO=0)	_	_	_	ΜΩ	2, 4
	Feedback resistor — low-frequency, high-gain mode (HGO=1)	_	10	_	ΜΩ	
	Feedback resistor — high-frequency, low-power mode (HGO=0)	_	_	_	ΜΩ	
	Feedback resistor — high-frequency, high-gain mode (HGO=1)	_	1	_	ΜΩ	
R <sub>S</sub>	Series resistor — low-frequency, low-power mode (HGO=0)	_	_	_	kΩ	
	Series resistor — low-frequency, high-gain mode (HGO=1)	_	200	_	kΩ	
	Series resistor — high-frequency, low-power mode (HGO=0)	_	_	_	kΩ	
	Series resistor — high-frequency, high-gain mode (HGO=1)					
		_	0	_	kΩ	
V <sub>pp</sub> <sup>5</sup>	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)	_	V <sub>DD</sub>	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1)	_	V <sub>DD</sub>	_	V	

- 1.  $V_{DD}$ =3.3 V, Temperature =25 °C
- 2. See crystal or resonator manufacturer's recommendation
- 3.  $C_x$  and  $C_y$  can be provided by using either integrated capacitors or external components.
- 4. When low-power mode is selected, R<sub>F</sub> is integrated and must not be attached externally.
- 5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other device.

# 3.3.3.2 Oscillator frequency specifications Table 18. Oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>osc_lo</sub>	Oscillator crystal or resonator frequency — low-frequency mode (MCG_C2[RANGE]=00)	32	_	40	kHz	

Table 18. Oscillator frequency specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>osc_hi_1</sub>	Oscillator crystal or resonator frequency — high-frequency mode (low range) (MCG_C2[RANGE]=01)	3	_	8	MHz	
f <sub>osc_hi_2</sub>	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	8	_	32	MHz	
f <sub>ec_extal</sub>	Input clock frequency (external clock mode)	_	_	50	MHz	1, 2
t <sub>dc_extal</sub>	Input clock duty cycle (external clock mode)	40	50	60	%	
t <sub>cst</sub>	Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)	_	750	_	ms	3, 4
	Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)	_	250	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0)	_	0.6	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1)	_	1	_	ms	

- 1. Other frequency limits may apply when external clock is being used as a reference for the FLL
- 2. When transitioning from FEI or FBI to FBE mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.
- 3. Proper PC board layout procedures must be followed to achieve specifications.
- 4. Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG\_S register being set.

#### 3.3.4 32 kHz oscillator electrical characteristics

# 3.3.4.1 32 kHz oscillator DC electrical specifications Table 19. 32kHz oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
V <sub>BAT</sub>	Supply voltage	1.71	_	3.6	V
R <sub>F</sub>	Internal feedback resistor	_	100	_	ΜΩ
C <sub>para</sub>	Parasitical capacitance of EXTAL32 and XTAL32	_	5	7	pF
V <sub>pp</sub> <sup>1</sup>	Peak-to-peak amplitude of oscillation	_	0.6	_	V

<sup>1.</sup> When a crystal is being used with the 32 kHz oscillator, the EXTAL32 and XTAL32 pins should only be connected to required oscillator components and must not be connected to any other devices.

# 3.3.4.2 32 kHz oscillator frequency specifications Table 20. 32 kHz oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>osc_lo</sub>	Oscillator crystal	_	32.768	_	kHz	
t <sub>start</sub>	Crystal start-up time	_	1000	_	ms	1
f <sub>ec_extal32</sub>	Externally provided input clock frequency	_	32.768	_	kHz	2
V <sub>ec_extal32</sub>	Externally provided input clock amplitude	700	_	$V_{BAT}$	mV	2, 3

- 1. Proper PC board layout procedures must be followed to achieve specifications.
- 2. This specification is for an externally supplied clock driven to EXTAL32 and does not apply to any other clock input. The oscillator remains enabled and XTAL32 must be left unconnected.
- 3. The parameter specified is a peak-to-peak value and  $V_{IH}$  and  $V_{IL}$  specifications do not apply. The voltage of the applied clock must be within the range of  $V_{SS}$  to  $V_{BAT}$ .

### 3.4 Memories and memory interfaces

### 3.4.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.

### 3.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Table 21. NVM program/erase timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>hvpgm4</sub>	Longword Program high-voltage time	_	7.5	18	μs	_
t <sub>hversscr</sub>	Sector Erase high-voltage time	_	13	113	ms	1
t <sub>hversall</sub>	Erase All high-voltage time	_	52	452	ms	1

<sup>1.</sup> Maximum time based on expectations at cycling end-of-life.

# 3.4.1.2 Flash timing specifications — commands Table 22. Flash command timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>rd1sec2k</sub>	Read 1s Section execution time (flash sector)	_	_	60	μs	1
t <sub>pgmchk</sub>	Program Check execution time	_	_	45	μs	1

Table 22. Flash command timing specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>rdrsrc</sub>	Read Resource execution time	_	_	30	μs	1
t <sub>pgm4</sub>	Program Longword execution time	_	65	145	μs	_
t <sub>ersscr</sub>	Erase Flash Sector execution time	_	14	114	ms	2
t <sub>rd1all</sub>	Read 1s All Blocks execution time	_	_	0.9	ms	1
t <sub>rdonce</sub>	Read Once execution time	_	_	30	μs	1
t <sub>pgmonce</sub>	Program Once execution time	_	100	_	μs	_
t <sub>ersall</sub>	Erase All Blocks execution time	_	140	1150	ms	2
t <sub>vfykey</sub>	Verify Backdoor Access Key execution time	_	_	30	μs	1

- 1. Assumes 25 MHz flash clock frequency.
- 2. Maximum times for erase parameters based on expectations at cycling end-of-life.

# 3.4.1.3 Flash high voltage current behaviors Table 23. Flash high voltage current behaviors

Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>DD_PGM</sub>	Average current adder during high voltage flash programming operation	_	2.5	6.0	mA
I <sub>DD_ERS</sub>	Average current adder during high voltage flash erase operation	_	1.5	4.0	mA

# 3.4.1.4 Reliability specifications Table 24. NVM reliability specifications

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
	Program Flash					
t <sub>nvmretp10k</sub>	Data retention after up to 10 K cycles	5	50	_	years	_
t <sub>nvmretp1k</sub>	Data retention after up to 1 K cycles	20	100	_	years	_
n <sub>nvmcycp</sub>	Cycling endurance	10 K	50 K	_	cycles	2

- Typical data retention values are based on measured response accelerated at high temperature and derated to a
  constant 25 °C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in
  Engineering Bulletin EB619.
- 2. Cycling endurance represents number of program/erase cycles at  $-40 \,^{\circ}\text{C} \le T_i \le 125 \,^{\circ}\text{C}$ .

### 3.4.2 EzPort switching specifications

Table 25. EzPort switching specifications

Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
EP1	EZP_CK frequency of operation (all commands except READ)	_	f <sub>SYS</sub> /2	MHz
EP1a	EZP_CK frequency of operation (READ command)	_	f <sub>SYS</sub> /8	MHz
EP2	EZP_CS negation to next EZP_CS assertion	2 x t <sub>EZP_CK</sub>	_	ns
EP3	EZP_CS input valid to EZP_CK high (setup)	5	_	ns
EP4	EZP_CK high to EZP_CS input invalid (hold)	5	_	ns
EP5	EZP_D input valid to EZP_CK high (setup)	2	_	ns
EP6	EZP_CK high to EZP_D input invalid (hold)	5	_	ns
EP7	EZP_CK low to EZP_Q output valid	_	25	ns
EP8	EZP_CK low to EZP_Q output invalid (hold)	0	_	ns
EP9	EZP_CS negation to EZP_Q tri-state	_	12	ns




Figure 11. EzPort Timing Diagram

# 3.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

## 3.6 Analog

## 3.6.1 ADC electrical specifications

The 16-bit accuracy specifications listed in Table 26 and Table 27 are achievable on the differential pins ADCx\_DPx, ADCx\_DMx.

All other ADC channels meet the 13-bit differential/12-bit single-ended accuracy specifications.

# 3.6.1.1 16-bit ADC operating conditions Table 26. 16-bit ADC operating conditions

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	Absolute	1.71	_	3.6	V	
$\Delta V_{DDA}$	Supply voltage	Delta to V <sub>DD</sub> (V <sub>DD</sub> – V <sub>DDA</sub> )	-100	0	+100	mV	2
$\Delta V_{SSA}$	Ground voltage	Delta to V <sub>SS</sub> (V <sub>SS</sub> – V <sub>SSA</sub> )	-100	0	+100	mV	2
V <sub>REFH</sub>	ADC reference voltage high		1.13	$V_{DDA}$	$V_{DDA}$	V	
V <sub>REFL</sub>	ADC reference voltage low		V <sub>SSA</sub>	V <sub>SSA</sub>	V <sub>SSA</sub>	V	
V <sub>ADIN</sub>	Input voltage	16-bit differential mode	VREFL	_	31/32 * VREFH	V	
		All other modes	VREFL	_	VREFH		
C <sub>ADIN</sub>	Input	16-bit mode	_	8	10	pF	
	capacitance	8-bit / 10-bit / 12-bit modes	_	4	5		
R <sub>ADIN</sub>	Input series resistance		_	2	5	kΩ	
R <sub>AS</sub>	Analog source	13-bit / 12-bit modes					3
	resistance (external)	f <sub>ADCK</sub> < 4 MHz	_	_	5	kΩ	
f <sub>ADCK</sub>	ADC conversion clock frequency	≤ 13-bit mode	1.0	_	24.0	MHz	4
f <sub>ADCK</sub>	ADC conversion clock frequency	16-bit mode	2.0	_	12.0	MHz	4
C <sub>rate</sub>	ADC conversion	≤ 13-bit modes					5
	rate	No ADC hardware averaging Continuous conversions	20	_	1200	Ksps	
		enabled, subsequent conversion time					

Table 26.	16-bit ADC o	perating	conditions (	(continued)	)
-----------	--------------	----------	--------------	-------------	---

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
C <sub>rate</sub>	rato	16-bit mode  No ADC hardware averaging	37	_	461	Ksps	5
		Continuous conversions enabled, subsequent conversion time					

- 1. Typical values assume  $V_{DDA} = 3.0 \text{ V}$ , Temp = 25 °C,  $f_{ADCK} = 1.0 \text{ MHz}$ , unless otherwise stated. Typical values are for reference only, and are not tested in production.
- 2. DC potential difference.
- 3. This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had < 8  $\Omega$  analog source resistance. The  $R_{AS}/C_{AS}$  time constant should be kept to < 1 ns.
- 4. To use the maximum ADC conversion clock frequency, CFG2[ADHSC] must be set and CFG1[ADLPC] must be clear.
- 5. For guidelines and examples of conversion rate calculation, download the ADC calculator tool.




Figure 12. ADC input impedance equivalency diagram

#### 3.6.1.2 16-bit ADC electrical characteristics

Table 27. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
I <sub>DDA_ADC</sub>	Supply current		0.215	_	1.7	mA	3
	ADC	• ADLPC = 1, ADHSC = 0	1.2	2.4	3.9	MHz	t <sub>ADACK</sub> =
	asynchronous clock source	• ADLPC = 1, ADHSC = 1	2.4	4.0	6.1	MHz	1/f <sub>ADACK</sub>
f <sub>ADACK</sub>	olook oodloo	• ADLPC = 0, ADHSC = 0	3.0	5.2	7.3	MHz	
		• ADLPC = 0, ADHSC = 1	4.4	6.2	9.5	MHz	
	Sample Time	See Reference Manual chapter for	sample tim	es			
TUE	Total	12-bit modes	_	±4	±6.8	LSB <sup>4</sup>	5
	unadjusted error	• <12-bit modes	_	±1.4	±2.1		
DNL	Differential non- linearity	12-bit modes	_	±0.7	-1.1 to +1.9	LSB <sup>4</sup>	5
	inieanty	<12-bit modes	_	±0.2	-0.3 to		
INL	Integral non- linearity	12-bit modes	_	±1.0	-2.7 to +1.9	LSB <sup>4</sup>	5
	lineanty	<12-bit modes	_	±0.5	-0.7 to +0.5		
E <sub>FS</sub> Full-scale en	Full-scale error	12-bit modes	_	-4	-5.4	LSB <sup>4</sup>	V <sub>ADIN</sub> =
		• <12-bit modes	_	-1.4	-1.8		V <sub>DDA</sub> <sup>5</sup>
E <sub>Q</sub> Qu	Quantization	16-bit modes	_	-1 to 0	_	LSB <sup>4</sup>	
	error	• ≤13-bit modes	_	_	±0.5		
ENOB	Effective	16-bit differential mode				bits	6
	number of bits	• Avg = 32	12.8	14.5		bits	
		• Avg = 4	11.9	13.8	_		
		40171			_	bits	
		16-bit single-ended mode				bits	
		• Avg = 32	12.2	13.9	_		
		• Avg = 4	11.4	13.1	_		
SINAD	Signal-to-noise plus distortion	See ENOB	6.02	× ENOB +	1.76	dB	
THD	Total harmonic	16-bit differential mode				dB	7
	distortion	• Avg = 32	_	-94	_		
						dB	
		16-bit single-ended mode	_	-85	_		
		• Avg = 32					
SFDR	Spurious free	16-bit differential mode	90	O.E.	_	dB	7
	dynamic range	• Avg = 32	82	95	_	dB	
						uБ	

Table 27. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
		• Avg = 32					
E <sub>IL</sub>	Input leakage error			$I_{ln} \times R_{AS}$		mV	I <sub>In</sub> = leakage current (refer to the MCU's voltage and current operating ratings)
	Temp sensor slope	Across the full temperature range of the device	1.55	1.62	1.69	mV/°C	8
V <sub>TEMP25</sub>	Temp sensor voltage	25 °C	706	716	726	mV	8

- 1. All accuracy numbers assume the ADC is calibrated with  $V_{REFH} = V_{DDA}$
- 2. Typical values assume  $V_{DDA} = 3.0 \text{ V}$ , Temp = 25 °C,  $f_{ADCK} = 2.0 \text{ MHz}$  unless otherwise stated. Typical values are for reference only and are not tested in production.
- 3. The ADC supply current depends on the ADC conversion clock speed, conversion rate and ADC\_CFG1[ADLPC] (low power). For lowest power operation, ADC\_CFG1[ADLPC] must be set, the ADC\_CFG2[ADHSC] bit must be clear with 1 MHz ADC conversion clock speed.
- 4.  $1 LSB = (V_{REFH} V_{REFL})/2^{N}$
- 5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
- 6. Input data is 100 Hz sine wave. ADC conversion clock < 12 MHz.
- 7. Input data is 1 kHz sine wave. ADC conversion clock < 12 MHz.
- 8. ADC conversion clock < 3 MHz

Typical ADC 16-bit Differential ENOB vs ADC Clock




Figure 13. Typical ENOB vs. ADC\_CLK for 16-bit differential mode




Figure 14. Typical ENOB vs. ADC\_CLK for 16-bit single-ended mode

### 3.6.2 CMP and 6-bit DAC electrical specifications

Table 28. Comparator and 6-bit DAC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
$V_{DD}$	Supply voltage	1.71	_	3.6	V
I <sub>DDHS</sub>	Supply current, High-speed mode (EN=1, PMODE=1)	_	_	200	μA
I <sub>DDLS</sub>	Supply current, low-speed mode (EN=1, PMODE=0)	_	_	20	μΑ
V <sub>AIN</sub>	Analog input voltage	V <sub>SS</sub> – 0.3	_	V <sub>DD</sub>	V
V <sub>AIO</sub>	Analog input offset voltage	_	_	20	mV
V <sub>H</sub>	Analog comparator hysteresis <sup>1</sup>				
	• CR0[HYSTCTR] = 00	_	5	_	mV
	• CR0[HYSTCTR] = 01	_	10	_	mV
	• CR0[HYSTCTR] = 10	_	20	_	mV
	• CR0[HYSTCTR] = 11	_	30	_	mV
V <sub>CMPOh</sub>	Output high	V <sub>DD</sub> – 0.5	_	_	V
$V_{CMPOI}$	Output low			0.5	V
t <sub>DHS</sub>	Propagation delay, high-speed mode (EN=1, PMODE=1)	20	50	200	ns
t <sub>DLS</sub>	Propagation delay, low-speed mode (EN=1, PMODE=0)	80	250	600	ns
	Analog comparator initialization delay <sup>2</sup>	_	_	40	μs
I <sub>DAC6b</sub>	6-bit DAC current adder (enabled)	_	7	_	μA
INL	6-bit DAC integral non-linearity	-0.5	_	0.5	LSB <sup>3</sup>
DNL	6-bit DAC differential non-linearity	-0.3	_	0.3	LSB

- 1. Typical hysteresis is measured with input voltage range limited to 0.6 to  $V_{DD}$ =0.6 V.
- 2. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to CMP\_DACCR[DACEN], CMP\_DACCR[VRSEL], CMP\_DACCR[VOSEL], CMP\_MUXCR[PSEL], and CMP\_MUXCR[MSEL]) and the comparator output settling to a stable level.
- 3.  $1 LSB = V_{reference}/64$




Figure 15. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 0)




Figure 16. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 1)

#### 3.6.3 12-bit DAC electrical characteristics

## 3.6.3.1 12-bit DAC operating requirements Table 29. 12-bit DAC operating requirements

Symbol	Desciption	Min.	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	1.71	3.6	V	
V <sub>DACR</sub>	Reference voltage	1.13	3.6	V	1
C <sub>L</sub>	Output load capacitance	_	100	pF	2
ار	Output load current	_	1	mA	

<sup>1.</sup> The DAC reference can be selected to be  $V_{\text{DDA}}$  or  $V_{\text{REFH}}$ .

<sup>2.</sup> A small load capacitance (47 pF) can improve the bandwidth performance of the DAC.

#### 3.6.3.2 12-bit DAC operating behaviors Table 30. 12-bit DAC operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DDA_DACL</sub> P	Supply current — low-power mode	_	_	330	μΑ	
I <sub>DDA_DACH</sub>	Supply current — high-speed mode	_	_	1200	μΑ	
t <sub>DACLP</sub>	Full-scale settling time (0x080 to 0xF7F) — low-power mode	_	100	200	μs	1
t <sub>DACHP</sub>	Full-scale settling time (0x080 to 0xF7F) — high-power mode	_	15	30	μs	1
t <sub>CCDACLP</sub>	Code-to-code settling time (0xBF8 to 0xC08) — low-power mode and high-speed mode	_	0.7	1	μs	1
V <sub>dacoutl</sub>	DAC output voltage range low — high- speed mode, no load, DAC set to 0x000		_	100	mV	
V <sub>dacouth</sub>	DAC output voltage range high — high- speed mode, no load, DAC set to 0xFFF	V <sub>DACR</sub> -100	_	$V_{DACR}$	mV	
INL	Integral non-linearity error — high speed mode	_	_	±8	LSB	2
DNL	Differential non-linearity error — V <sub>DACR</sub> > 2 V	_	_	±1	LSB	3
DNL	Differential non-linearity error — V <sub>DACR</sub> = VREF_OUT	_	_	±1	LSB	4
V <sub>OFFSET</sub>	Offset error	_	±0.4	±0.8	%FSR	5
E <sub>G</sub>	Gain error	_	±0.1	±0.6	%FSR	5
PSRR	Power supply rejection ratio, V <sub>DDA</sub> ≥ 2.4 V	60	_	90	dB	
T <sub>CO</sub>	Temperature coefficient offset voltage	_	3.7	_	μV/C	6
T <sub>GE</sub>	Temperature coefficient gain error	_	0.000421	_	%FSR/C	
Rop	Output resistance (load = 3 kΩ)	_	_	250	Ω	
SR	Slew rate -80h→ F7Fh→ 80h				V/µs	
	High power (SP <sub>HP</sub> )	1.2	1.7	_		
	Low power (SP <sub>LP</sub> )	0.05	0.12	_		
BW	3dB bandwidth				kHz	
	High power (SP <sub>HP</sub> )	550	_	_		
	Low power (SP <sub>LP</sub> )	40	_	-		

- 1. Settling within ±1 LSB
- 2. The INL is measured for 0 + 100 mV to  $V_{DACR}$  –100 mV
- 3. The DNL is measured for 0 + 100 mV to  $V_{DACR}$  -100 mV
- 4. The DNL is measured for 0 + 100 mV to  $V_{DACR}$  -100 mV with  $V_{DDA}$  > 2.4 V 5. Calculated by a best fit curve from  $V_{SS}$  + 100 mV to  $V_{DACR}$  100 mV
- 6.  $V_{DDA} = 3.0 \text{ V}$ , reference select set for  $V_{DDA}$  (DACx\_CO:DACRFS = 1), high power mode (DACx\_CO:LPEN = 0), DAC set to 0x800, temperature range is across the full range of the device




Figure 17. Typical INL error vs. digital code




Figure 18. Offset at half scale vs. temperature

## 3.6.4 Voltage reference electrical specifications

Table 31. VREF full-range operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	1.71	3.6	V	
T <sub>A</sub>	Temperature	Operating temperature range of the device		°C	
C <sub>L</sub>	Output load capacitance	100		nF	1, 2

- 1. C<sub>L</sub> must be connected to VREF\_OUT if the VREF\_OUT functionality is being used for either an internal or external reference.
- 2. The load capacitance should not exceed  $\pm$ -25% of the nominal specified  $C_L$  value over the operating temperature range of the device.

Table 32. VREF full-range operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>out</sub>	Voltage reference output with factory trim at nominal V <sub>DDA</sub> and temperature=25°C	1.1920	1.1950	1.1980	V	1
V <sub>out</sub>	Voltage reference output with user trim at nominal V <sub>DDA</sub> and temperature=25°C	1.1945	1.1950	1.1955	V	1
V <sub>step</sub>	Voltage reference trim step	_	0.5	_	mV	1
V <sub>tdrift</sub>	Temperature drift (Vmax -Vmin across the full temperature range)	_	_	15	mV	1
I <sub>bg</sub>	Bandgap only current	_	_	80	μA	
I <sub>lp</sub>	Low-power buffer current	_	_	360	uA	1
I <sub>hp</sub>	High-power buffer current	_	_	1	mA	1
$\Delta V_{LOAD}$	Load regulation				μV	1, 2
	• current = ± 1.0 mA	_	200	_		
T <sub>stup</sub>	Buffer startup time	_	_	100	μs	
T <sub>chop_osc_st</sub>	Internal bandgap start-up delay with chop oscillator enabled	_	_	35	ms	
V <sub>vdrift</sub>	Voltage drift (Vmax -Vmin across the full voltage range)	_	2	_	mV	1

<sup>1.</sup> See the chip's Reference Manual for the appropriate settings of the VREF Status and Control register.

Table 33. VREF limited-range operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>A</sub>	Temperature	0	70	°C	

Table 34. VREF limited-range operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>tdrift</sub>	Temperature drift (V <sub>max</sub> -V <sub>min</sub> across the limited temperature range)	_	10	mV	

#### 3.7 Timers

See General switching specifications.

#### 3.8 Communication interfaces

<sup>2.</sup> Load regulation voltage is the difference between the VREF\_OUT voltage with no load vs. voltage with defined load

#### 3.8.1 USB electrical specifications

The USB electricals for the USB On-the-Go module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit **usb.org**.

#### NOTE

The MCGFLLCLK does not meet the USB jitter specifications for certification.

The IRC48M meets the USB jitter specifications for certification in Device mode when the USB clock recovery mode is enabled. It does not meet the USB jitter specifications for certification in Host mode operation.

#### 3.8.2 DSPI switching specifications (limited voltage range)

The Deserial Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provide DSPI timing characteristics for classic SPI timing modes. Refer to the SPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	2.7	3.6	V	
	Frequency of operation	_	25	MHz	
DS1	DSPI_SCK output cycle time	2 x t <sub>BUS</sub>	_	ns	
DS2	DSPI_SCK output high/low time	(t <sub>SCK</sub> /2) - 2	(t <sub>SCK</sub> /2) + 2	ns	
DS3	DSPI_PCSn valid to DSPI_SCK delay	(t <sub>BUS</sub> x 2) –	_	ns	1
DS4	DSPI_SCK to DSPI_PCSn invalid delay	(t <sub>BUS</sub> x 2) –	_	ns	2
DS5	DSPI_SCK to DSPI_SOUT valid	_	8.5	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	-2	_	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	16.2	_	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	_	ns	

Table 35. Master mode DSPI timing (limited voltage range)

<sup>1.</sup> The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].

<sup>2.</sup> The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].




Figure 19. DSPI classic SPI timing — master mode

Num	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
	Frequency of operation	_	12.5	MHz
DS9	DSPI_SCK input cycle time	4 x t <sub>BUS</sub>	_	ns
DS10	DSPI_SCK input high/low time	(t <sub>SCK</sub> /2) - 2	(t <sub>SCK</sub> /2) + 2	ns
DS11	DSPI_SCK to DSPI_SOUT valid	_	21.4	ns
DS12	DSPI_SCK to DSPI_SOUT invalid	0	_	ns
DS13	DSPI_SIN to DSPI_SCK input setup	2.6	_	ns
DS14	DSPI_SCK to DSPI_SIN input hold	7	_	ns
DS15	DSPI_SS active to DSPI_SOUT driven	_	17	ns
DS16	DSPI_SS inactive to DSPI_SOUT not driven	_	17	ns




Figure 20. DSPI classic SPI timing — slave mode

#### 3.8.3 DSPI switching specifications (full voltage range)

The Deserial Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provides DSPI timing characteristics for classic SPI timing modes. Refer to the SPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	1.71	3.6	V	1
	Frequency of operation	_	12.5	MHz	
DS1	DSPI_SCK output cycle time	4 x t <sub>BUS</sub>	_	ns	
DS2	DSPI_SCK output high/low time	(t <sub>SCK</sub> /2) - 4	(t <sub>SCK/2)</sub> + 4	ns	
DS3	DSPI_PCSn valid to DSPI_SCK delay	(t <sub>BUS</sub> x 2) – 4	_	ns	2
DS4	DSPI_SCK to DSPI_PCSn invalid delay	(t <sub>BUS</sub> x 2) – 4	_	ns	3
DS5	DSPI_SCK to DSPI_SOUT valid	_	10	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	-4.5	_	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	24.6	_	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	_	ns	

Table 37. Master mode DSPI timing (full voltage range)

- 2. The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].
- 3. The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].




Figure 21. DSPI classic SPI timing — master mode

<sup>1.</sup> The DSPI module can operate across the entire operating voltage for the processor, but to run across the full voltage range the maximum frequency of operation is reduced.

25

ns

Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
	Frequency of operation		6.25	MHz
DS9	DSPI_SCK input cycle time	8 x t <sub>BUS</sub>	_	ns
DS10	DSPI_SCK input high/low time	(t <sub>SCK</sub> /2) - 4	(t <sub>SCK/2)</sub> + 4	ns
DS11	DSPI_SCK to DSPI_SOUT valid	_	29.5	ns
DS12	DSPI_SCK to DSPI_SOUT invalid	0	_	ns
DS13	DSPI_SIN to DSPI_SCK input setup	3.2	_	ns
DS14	DSPI_SCK to DSPI_SIN input hold	7	_	ns
DS15	DSPI_SS active to DSPI_SOUT driven	_	25	ns

Table 38. Slave mode DSPI timing (full voltage range)




Figure 22. DSPI classic SPI timing — slave mode

# 3.8.4 Inter-Integrated Circuit Interface (I<sup>2</sup>C) timing Table 39. I<sup>2</sup>C timing

DSPI\_SS inactive to DSPI\_SOUT not driven

Characteristic	Symbol	Standa	rd Mode	Fast	Mode	Unit
		Minimum	Maximum	Minimum	Maximum	
SCL Clock Frequency	f <sub>SCL</sub>	0	100	0	400 <sup>1</sup>	kHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated.	t <sub>HD</sub> ; STA	4	_	0.6	_	μs
LOW period of the SCL clock	t <sub>LOW</sub>	4.7	_	1.25	_	μs
HIGH period of the SCL clock	t <sub>HIGH</sub>	4	_	0.6		μs
Set-up time for a repeated START condition	t <sub>SU</sub> ; STA	4.7	_	0.6	_	μs

Table continues on the next page...

**DS16** 

Table 39.	I <sup>2</sup> C timing	(continued)
-----------	-------------------------	-------------

Characteristic	Symbol	Standard Mode		Fast Mode		Unit
		Minimum	Maximum	Minimum	Maximum	
Data hold time for I <sup>2</sup> C bus devices	t <sub>HD</sub> ; DAT	0 <sup>2</sup>	3.45 <sup>3</sup>	04	0.9 <sup>2</sup>	μs
Data set-up time	t <sub>SU</sub> ; DAT	250 <sup>5</sup>	_	100 <sup>3, 6</sup>	_	ns
Rise time of SDA and SCL signals	t <sub>r</sub>	_	1000	20 +0.1C <sub>b</sub> <sup>7</sup>	300	ns
Fall time of SDA and SCL signals	t <sub>f</sub>	_	300	20 +0.1C <sub>b</sub> <sup>6</sup>	300	ns
Set-up time for STOP condition	t <sub>SU</sub> ; STO	4	_	0.6	_	μs
Bus free time between STOP and START condition	t <sub>BUF</sub>	4.7	_	1.3	_	μs
Pulse width of spikes that must be suppressed by the input filter	t <sub>SP</sub>	N/A	N/A	0	50	ns

- 1. The maximum SCL Clock Frequency in Fast mode with maximum bus loading can only be achieved when using the High drive pins across the full voltage range and when using the Normal drive pins and VDD ≥ 2.7 V.
- 2. The master mode I<sup>2</sup>C deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves acknowledge this address byte, then a negative hold time can result, depending on the edge rates of the SDA and SCL lines.
- 3. The maximum tHD; DAT must be met only if the device does not stretch the LOW period (tLOW) of the SCL signal.
- 4. Input signal Slew = 10 ns and Output Load = 50 pF
- 5. Set-up time in slave-transmitter mode is 1 IPBus clock period, if the TX FIFO is empty.
- 6. A Fast mode  $I^2C$  bus device can be used in a Standard mode  $I^2C$  bus system, but the requirement  $t_{SU; DAT} \ge 250$  ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, then it must output the next data bit to the SDA line  $t_{rmax} + t_{SU; DAT} = 1000 + 250 = 1250$  ns (according to the Standard mode  $I^2C$  bus specification) before the SCL line is released.
- 7.  $C_b = \text{total capacitance of the one bus line in pF}$ .

#### Table 40. I <sup>2</sup>C 1 Mbps timing

Characteristic	Symbol	Minimum	Maximum	Unit
SCL Clock Frequency	f <sub>SCL</sub>	0	1 <sup>1</sup>	MHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated.	t <sub>HD</sub> ; STA	0.26	_	μs
LOW period of the SCL clock	t <sub>LOW</sub>	0.5	_	μs
HIGH period of the SCL clock	t <sub>HIGH</sub>	0.26	_	μs
Set-up time for a repeated START condition	t <sub>SU</sub> ; STA	0.26	_	μs
Data hold time for I <sub>2</sub> C bus devices	t <sub>HD</sub> ; DAT	0	_	μs
Data set-up time	t <sub>SU</sub> ; DAT	50	_	ns
Rise time of SDA and SCL signals	t <sub>r</sub>	20 +0.1C <sub>b</sub> , <sup>2</sup>	120	ns
Fall time of SDA and SCL signals	t <sub>f</sub>	20 +0.1C <sub>b</sub> <sup>2</sup>	120	ns
Set-up time for STOP condition	t <sub>SU</sub> ; STO	0.26	_	μs
Bus free time between STOP and START condition	t <sub>BUF</sub>	0.5	_	μs
Pulse width of spikes that must be suppressed by the input filter	t <sub>SP</sub>	0	50	ns

<sup>1.</sup> The maximum SCL clock frequency of 1 Mbps can support maximum bus loading when using the High drive pins across the full voltage range.

2.  $C_b = total$  capacitance of the one bus line in pF.




Figure 23. Timing definition for devices on the I<sup>2</sup>C bus

#### 3.8.5 UART switching specifications

See General switching specifications.

### 3.8.6 I2S/SAI switching specifications

This section provides the AC timing for the I2S/SAI module in master mode (clocks are driven) and slave mode (clocks are input). All timing is given for noninverted serial clock polarity (TCR2[BCP] is 0, RCR2[BCP] is 0) and a noninverted frame sync (TCR4[FSP] is 0, RCR4[FSP] is 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting the bit clock signal (BCLK) and/or the frame sync (FS) signal shown in the following figures.

## 3.8.6.1 Normal Run, Wait and Stop mode performance over a limited operating voltage range

This section provides the operating performance over a limited operating voltage for the device in Normal Run, Wait and Stop modes.

Table 41. I2S/SAI master mode timing in Normal Run, Wait and Stop modes (limited voltage range)

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
S1	I2S_MCLK cycle time	40	_	ns
S2	I2S_MCLK pulse width high/low	45%	55%	MCLK period
S3	I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)	80	_	ns
S4	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low	45%	55%	BCLK period

Table 41. I2S/SAI master mode timing in Normal Run, Wait and Stop modes (limited voltage range) (continued)

Num.	Characteristic	Min.	Max.	Unit
S5	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid		15	ns
S6	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid	0	_	ns
S7	I2S_TX_BCLK to I2S_TXD valid	_	15	ns
S8	I2S_TX_BCLK to I2S_TXD invalid	0	_	ns
S9	I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK	18	_	ns
S10	I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK	0	_	ns




Figure 24. I2S/SAI timing — master modes

Table 42. I2S/SAI slave mode timing in Normal Run, Wait and Stop modes (limited voltage range)

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
S11	I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)	80	_	ns
S12	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)	45%	55%	MCLK period
S13	I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK	4.5	_	ns
S14	I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK	2	_	ns

Table 42. I2S/SAI slave mode timing in Normal Run, Wait and Stop modes (limited voltage range) (continued)

Num.	Characteristic	Min.	Max.	Unit
S15	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid	_	20	ns
S16	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid	0	_	ns
S17	I2S_RXD setup before I2S_RX_BCLK	4.5	_	ns
S18	I2S_RXD hold after I2S_RX_BCLK	2	_	ns
S19	I2S_TX_FS input assertion to I2S_TXD output valid1	_	25	ns

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear




Figure 25. I2S/SAI timing — slave modes

# 3.8.6.2 Normal Run, Wait and Stop mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in Normal Run, Wait and Stop modes.

Table 43. I2S/SAI master mode timing in Normal Run, Wait and Stop modes (full voltage range)

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S1	I2S_MCLK cycle time	40	_	ns
S2	I2S_MCLK pulse width high/low	45%	55%	MCLK period
S3	I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)	80	_	ns
S4	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low	45%	55%	BCLK period

Table 43. I2S/SAI master mode timing in Normal Run, Wait and Stop modes (full voltage range) (continued)

Num.	Characteristic	Min.	Max.	Unit
S5	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid	_	15	ns
S6	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid	-1.0	_	ns
S7	I2S_TX_BCLK to I2S_TXD valid	_	15	ns
S8	I2S_TX_BCLK to I2S_TXD invalid	0	_	ns
S9	I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK	27	_	ns
S10	I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK	0	_	ns




Figure 26. I2S/SAI timing — master modes

Table 44. I2S/SAI slave mode timing in Normal Run, Wait and Stop modes (full voltage range)

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S11	I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)	80	_	ns
S12	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)	45%	55%	MCLK period
S13	I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK	5.8	_	ns
S14	I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK	2	_	ns

Table 44. I2S/SAI slave mode timing in Normal Run, Wait and Stop modes (full voltage range) (continued)

Num.	Characteristic	Min.	Max.	Unit
S15	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid	_	28.5	ns
S16	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid	0	_	ns
S17	I2S_RXD setup before I2S_RX_BCLK	5.8	_	ns
S18	I2S_RXD hold after I2S_RX_BCLK	2	_	ns
S19	I2S_TX_FS input assertion to I2S_TXD output valid1	_	26.3	ns

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear




Figure 27. I2S/SAI timing — slave modes

## 3.8.6.3 VLPR, VLPW, and VLPS mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in VLPR, VLPW, and VLPS modes.

Table 45. I2S/SAI master mode timing in VLPR, VLPW, and VLPS modes (full voltage range)

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S1	I2S_MCLK cycle time	62.5	_	ns
S2	I2S_MCLK pulse width high/low	45%	55%	MCLK period
S3	I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)	250	_	ns
S4	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low	45%	55%	BCLK period

Table 45. I2S/SAI master mode timing in VLPR, VLPW, and VLPS modes (full voltage range) (continued)

Num.	Characteristic	Min.	Max.	Unit
S5	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid	_	45	ns
S6	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid	-1	_	ns
S7	I2S_TX_BCLK to I2S_TXD valid	_	45	ns
S8	I2S_TX_BCLK to I2S_TXD invalid	0	_	ns
S9	I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK	45	_	ns
S10	I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK	0	_	ns




Figure 28. I2S/SAI timing — master modes

Table 46. I2S/SAI slave mode timing in VLPR, VLPW, and VLPS modes (full voltage range)

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S11	I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)	250	_	ns
S12	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)	45%	55%	MCLK period
S13	I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK	30	_	ns
S14	I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK	7	_	ns

Table 46. I2S/SAI slave mode timing in VLPR, VLPW, and VLPS modes (full voltage range) (continued)

Num.	Characteristic	Min.	Max.	Unit
S15	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid	_	63	ns
S16	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid	0	_	ns
S17	I2S_RXD setup before I2S_RX_BCLK	30	_	ns
S18	I2S_RXD hold after I2S_RX_BCLK	4	_	ns
S19	I2S_TX_FS input assertion to I2S_TXD output valid <sup>1</sup>	_	72	ns

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear




Figure 29. I2S/SAI timing — slave modes

### 4 Dimensions

## 4.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to freescale.com and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
64-pin LQFP	98ASS23234W
64-pin MAPBGA	98ASA00420D
100-pin LQFP	98ASS23308W
121-pin XFBGA	98ASA00595D

### 5 Pinout

## 5.1 K22 Signal Multiplexing and Pin Assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

121 BGA	100 LQFP	64 LQFP	64 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
E4	1	1	A1	PTE0/ CLKOUT32 K	ADC1_ SE4a	ADC1_ SE4a	PTE0/ CLKOUT32 K	SPI1_PCS1	UART1_TX			I2C1_SDA	RTC_ CLKOUT	
E3	2	2	B1	PTE1/ LLWU_P0	ADC1_ SE5a	ADC1_ SE5a	PTE1/ LLWU_P0	SPI1_ SOUT	UART1_RX			I2C1_SCL	SPI1_SIN	
E2	3	_	1	PTE2/ LLWU_P1	ADC1_ SE6a	ADC1_ SE6a	PTE2/ LLWU_P1	SPI1_SCK	UART1_ CTS_b					
F4	4	-	1	PTE3	ADC1_ SE7a	ADC1_ SE7a	PTE3	SPI1_SIN	UART1_ RTS_b				SPI1_ SOUT	
H7	5	_	ı	PTE4/ LLWU_P2	DISABLED		PTE4/ LLWU_P2	SPI1_PCS0	LPUARTO_ TX					
G4	6	_	ı	PTE5	DISABLED		PTE5	SPI1_PCS2	LPUARTO_ RX					
F3	7	-	1	PTE6	DISABLED		PTE6	SPI1_PCS3	LPUARTO_ CTS_b	I2S0_MCLK			USB_SOF_ OUT	
E6	8	3	C5	VDD	VDD	VDD								
G7	9	4	C4	VSS	VSS	VSS								
L6	_	-	_	VSS	VSS	VSS								
F1	10	5	E1	USB0_DP	USB0_DP	USB0_DP								
F2	11	6	D1	USB0_DM	USB0_DM	USB0_DM								
G1	12	7	E2	USBVDD	USBVDD	USBVDD								
G2	13	8	D2	NC	NC	NC								
H1	14	_	_	ADC0_DP1	ADC0_DP1	ADC0_DP1								
H2	15	_	_	ADC0_DM1	ADC0_DM1	ADC0_DM1								
J1	16	_	ı	ADC1_DP1/ ADC0_DP2	ADC1_DP1/ ADC0_DP2	ADC1_DP1/ ADC0_DP2								
J2	17	_		ADC1_ DM1/ ADC0_DM2	ADC1_ DM1/ ADC0_DM2	ADC1_ DM1/ ADC0_DM2								
K1	18	9	G1	ADC0_DP0/ ADC1_DP3	ADC0_DP0/ ADC1_DP3	ADC0_DP0/ ADC1_DP3								

121 BGA	100 LQFP	64 LQFP	64 MAP	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
			BGA											
K2	19	10	F1	ADC0_ DM0/ ADC1_DM3	ADC0_ DM0/ ADC1_DM3	ADC0_ DM0/ ADC1_DM3								
L1	20	11	G2	ADC1_DP0/ ADC0_DP3	ADC1_DP0/ ADC0_DP3	ADC1_DP0/ ADC0_DP3								
L2	21	12	F2	ADC1_ DM0/ ADC0_DM3	ADC1_ DM0/ ADC0_DM3	ADC1_ DM0/ ADC0_DM3								
F5	22	13	F4	VDDA	VDDA	VDDA								
G5	23	14	G4	VREFH	VREFH	VREFH								
G6	24	15	G3	VREFL	VREFL	VREFL								
F6	25	16	F3	VSSA	VSSA	VSSA								
L3	26	17	H1	VREF_ OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_ SE18	VREF_ OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_ SE18	VREF_ OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_ SE18								
K5	27	18	H2	DACO_ OUT/ CMP1_IN3/ ADCO_ SE23	DACO_ OUT/ CMP1_IN3/ ADCO_ SE23	DACO_ OUT/ CMP1_IN3/ ADCO_ SE23								
K4	ı	ı	_	CMP0_IN4/ ADC1_ SE23	CMP0_IN4/ ADC1_ SE23	CMP0_IN4/ ADC1_ SE23								
L4	28	19	НЗ	XTAL32	XTAL32	XTAL32								
L5	29	20	H4	EXTAL32	EXTAL32	EXTAL32								
K6	30	21	H5	VBAT	VBAT	VBAT								
H5	31	ı	1	PTE24	ADC0_ SE17	ADC0_ SE17	PTE24				I2C0_SCL	EWM_ OUT_b		
J5	32	_	-	PTE25	ADC0_ SE18	ADC0_ SE18	PTE25				I2CO_SDA	EWM_IN		
H6	33	ı	-	PTE26/ CLKOUT32 K	DISABLED		PTE26/ CLKOUT32 K					RTC_ CLKOUT	USB_ CLKIN	
J6	34	22	D3	PTA0	JTAG_ TCLK/ SWD_CLK/ EZP_CLK		PTA0	UARTO_ CTS_b	FTM0_CH5				JTAG_ TCLK/ SWD_CLK	EZP_CLK
H8	35	23	D4	PTA1	JTAG_TDI/ EZP_DI		PTA1	UARTO_RX	FTM0_CH6				JTAG_TDI	EZP_DI
J7	36	24	E5	PTA2	JTAG_ TDO/ TRACE_ SWO/ EZP_DO		PTA2	UARTO_TX	FTM0_CH7				JTAG_ TDO/ TRACE_ SWO	EZP_DO

121 BGA	100 LQFP	64 LQFP	64 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
H9	37	25	D5	PTA3	JTAG_ TMS/ SWD_DIO		PTA3	UARTO_ RTS_b	FTM0_CH0				JTAG_ TMS/ SWD_DIO	
J8	38	26	G5	PTA4/ LLWU_P3	NMI_b/ EZP_CS_b		PTA4/ LLWU_P3		FTM0_CH1				NMI_b	EZP_CS_b
K7	39	27	F5	PTA5	DISABLED		PTA5	USB_ CLKIN	FTM0_CH2			I2S0_TX_ BCLK	JTAG_ TRST_b	
E5	40	_	_	VDD	VDD	VDD								
G3	41	_	_	VSS	VSS	VSS								
K8	42	28	H6	PTA12	DISABLED		PTA12		FTM1_CH0			I2S0_TXD0	FTM1_QD_ PHA	
L8	43	29	G6	PTA13/ LLWU_P4	DISABLED		PTA13/ LLWU_P4		FTM1_CH1			12S0_TX_ FS	FTM1_QD_ PHB	
K9	44	ı	1	PTA14	DISABLED		PTA14	SPI0_PCS0	UARTO_TX			I2S0_RX_ BCLK		
L9	45	_	_	PTA15	DISABLED		PTA15	SPI0_SCK	UART0_RX			I2S0_RXD0		
J10	46	_	_	PTA16	DISABLED		PTA16	SPIO_ SOUT	UARTO_ CTS_b			I2S0_RX_ FS		
H10	47	-	-	PTA17	ADC1_ SE17	ADC1_ SE17	PTA17	SPI0_SIN	UARTO_ RTS_b			I2S0_MCLK		
L10	48	30	G7	VDD	VDD	VDD								
K10	49	31	H7	VSS	VSS	VSS								
L11	50	32	H8	PTA18	EXTAL0	EXTAL0	PTA18		FTM0_ FLT2	FTM_ CLKIN0				
K11	51	33	G8	PTA19	XTAL0	XTAL0	PTA19		FTM1_ FLT0	FTM_ CLKIN1		LPTMR0_ ALT1		
J11	52	34	F8	RESET_b	RESET_b	RESET_b								
G11	53	35	F7	PTB0/ LLWU_P5	ADC0_SE8/ ADC1_SE8	ADC0_SE8/ ADC1_SE8	PTB0/ LLWU_P5	I2C0_SCL	FTM1_CH0			FTM1_QD_ PHA		
G10	54	36	F6	PTB1	ADC0_SE9/ ADC1_SE9	ADC0_SE9/ ADC1_SE9	PTB1	I2C0_SDA	FTM1_CH1			FTM1_QD_ PHB		
G9	55	37	E7	PTB2	ADC0_ SE12	ADC0_ SE12	PTB2	I2C0_SCL	UARTO_ RTS_b			FTM0_ FLT3		
G8	56	38	E8	PTB3	ADC0_ SE13	ADC0_ SE13	PTB3	I2C0_SDA	UARTO_ CTS_b			FTM0_ FLT0		
D11	-	ı	1	PTB8	DISABLED		PTB8		LPUARTO_ RTS_b					
E10	57	-	_	PTB9	DISABLED		PTB9	SPI1_PCS1	LPUARTO_ CTS_b					
D10	58	-	_	PTB10	ADC1_ SE14	ADC1_ SE14	PTB10	SPI1_PCS0	LPUARTO_ RX			FTM0_ FLT1		
C10	59	-	-	PTB11	ADC1_ SE15	ADC1_ SE15	PTB11	SPI1_SCK	LPUARTO_ TX			FTM0_ FLT2		
_	60	_	_	VSS	VSS	VSS								

121 BGA	100 LQFP	64 LQFP	64 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
_	61	_	_	VDD	VDD	VDD								
B10	62	39	E6	PTB16	DISABLED		PTB16	SPI1_ SOUT	UARTO_RX	FTM_ CLKIN0		EWM_IN		
E9	63	40	D7	PTB17	DISABLED		PTB17	SPI1_SIN	UARTO_TX	FTM_ CLKIN1		EWM_ OUT_b		
D9	64	41	D6	PTB18	DISABLED		PTB18		FTM2_CH0	I2S0_TX_ BCLK		FTM2_QD_ PHA		
C9	65	42	C7	PTB19	DISABLED		PTB19		FTM2_CH1	I2S0_TX_ FS		FTM2_QD_ PHB		
F10	66	_	-	PTB20	DISABLED		PTB20					CMP0_OUT		
F9	67	_	-	PTB21	DISABLED		PTB21					CMP1_OUT		
F8	68	_	_	PTB22	DISABLED		PTB22							
E8	69	_	_	PTB23	DISABLED		PTB23		SPI0_PCS5					
В9	70	43	D8	PTC0	ADC0_ SE14	ADC0_ SE14	PTC0	SPI0_PCS4	PDB0_ EXTRG	USB_SOF_ OUT				
D8	71	44	C6	PTC1/ LLWU_P6	ADC0_ SE15	ADC0_ SE15	PTC1/ LLWU_P6	SPI0_PCS3	UART1_ RTS_b	FTM0_CH0		I2S0_TXD0	LPUARTO_ RTS_b	
C8	72	45	В7	PTC2	ADC0_ SE4b/ CMP1_IN0	ADC0_ SE4b/ CMP1_IN0	PTC2	SPI0_PCS2	UART1_ CTS_b	FTM0_CH1		I2S0_TX_ FS	LPUARTO_ CTS_b	
B8	73	46	C8	PTC3/ LLWU_P7	CMP1_IN1	CMP1_IN1	PTC3/ LLWU_P7	SPI0_PCS1	UART1_RX	FTM0_CH2	CLKOUT	I2S0_TX_ BCLK	LPUARTO_ RX	
_	74	47	E3	VSS	VSS	VSS								
_	75	48	E4	VDD	VDD	VDD								
A8	76	49	B8	PTC4/ LLWU_P8	DISABLED		PTC4/ LLWU_P8	SPI0_PCS0	UART1_TX	FTM0_CH3		CMP1_OUT	LPUARTO_ TX	
D7	77	50	A8	PTC5/ LLWU_P9	DISABLED		PTC5/ LLWU_P9	SPI0_SCK	LPTMR0_ ALT2	I2S0_RXD0		CMP0_OUT	FTM0_CH2	
C7	78	51	A7	PTC6/ LLWU_P10	CMP0_IN0	CMP0_IN0	PTC6/ LLWU_P10	SPI0_ SOUT	PDB0_ EXTRG	I2S0_RX_ BCLK		I2S0_MCLK		
B7	79	52	В6	PTC7	CMP0_IN1	CMP0_IN1	PTC7	SPI0_SIN	USB_SOF_ OUT	I2S0_RX_ FS				
A7	80	53	A6	PTC8	ADC1_ SE4b/ CMP0_IN2	ADC1_ SE4b/ CMP0_IN2	PTC8			I2SO_MCLK				
D6	81	54	B5	PTC9	ADC1_ SE5b/ CMP0_IN3	ADC1_ SE5b/ CMP0_IN3	PTC9			I2SO_RX_ BCLK		FTM2_ FLT0		
C6	82	55	B4	PTC10	ADC1_ SE6b	ADC1_ SE6b	PTC10	I2C1_SCL		12S0_RX_ FS				
C5	83	56	A5	PTC11/ LLWU_P11	ADC1_ SE7b	ADC1_ SE7b	PTC11/ LLWU_P11	I2C1_SDA						
В6	84	-	_	PTC12	DISABLED		PTC12							
A6	85	_	-	PTC13	DISABLED		PTC13							

121 BGA	100 LQFP	64 LQFP	64 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
A5	86	_	_	PTC14	DISABLED		PTC14							
B5	87	_	_	PTC15	DISABLED		PTC15							
F7	88	_	_	VSS	VSS	VSS								
E7	89	_	_	VDD	VDD	VDD								
D5	90	-	_	PTC16	DISABLED		PTC16		LPUARTO_ RX					
C4	91	-	_	PTC17	DISABLED		PTC17		LPUARTO_ TX					
B4	92	_	ı	PTC18	DISABLED		PTC18		LPUARTO_ RTS_b					
D4	93	57	C3	PTD0/ LLWU_P12	DISABLED		PTD0/ LLWU_P12	SPI0_PCS0	UART2_ RTS_b			LPUARTO_ RTS_b		
D3	94	58	A4	PTD1	ADC0_ SE5b	ADC0_ SE5b	PTD1	SPI0_SCK	UART2_ CTS_b			LPUARTO_ CTS_b		
C3	95	59	C2	PTD2/ LLWU_P13	DISABLED		PTD2/ LLWU_P13	SPI0_ SOUT	UART2_RX			LPUARTO_ RX	I2C0_SCL	
B3	96	60	B3	PTD3	DISABLED		PTD3	SPI0_SIN	UART2_TX			LPUARTO_ TX	I2C0_SDA	
A3	97	61	A3	PTD4/ LLWU_P14	DISABLED		PTD4/ LLWU_P14	SPI0_PCS1	UARTO_ RTS_b	FTM0_CH4		EWM_IN	SPI1_PCS0	
A2	98	62	C1	PTD5	ADC0_ SE6b	ADC0_ SE6b	PTD5	SPI0_PCS2	UARTO_ CTS_b	FTM0_CH5		EWM_ OUT_b	SPI1_SCK	
B2	99	63	B2	PTD6/ LLWU_P15	ADC0_ SE7b	ADC0_ SE7b	PTD6/ LLWU_P15	SPI0_PCS3	UARTO_RX	FTM0_CH6		FTM0_ FLT0	SPI1_ SOUT	
A1	100	64	A2	PTD7	DISABLED		PTD7		UARTO_TX	FTM0_CH7		FTM0_ FLT1	SPI1_SIN	
A11	_	_	_	NC	NC	NC								
K3	ı	-	-	NC	NC	NC								
H4	_	_	_	NC	NC	NC								
B11	_	_	_	NC	NC	NC								
C11	-	-	_	NC	NC	NC								
H11	_	_	_	NC	NC	NC								
C1	_	_	_	NC	NC	NC								
D2	_	-	_	NC	NC	NC								
D1	-	_	_	NC	NC	NC								
E1	-	-	_	NC	NC	NC								
J3	ı	_	1	NC	NC	NC								
H3	-	_	_	NC	NC	NC								
J9	_	_		NC	NC	NC								
J4	_	-	ı	NC	NC	NC								
A10	-	-	-	NC	NC	NC								
A9	-	-	-	NC	NC	NC								

121 BGA	100 LQFP	64 LQFP	64 Map Bga	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
B1	_	_	_	NC	NC	NC								
C2	_	_	_	NC	NC	NC								
L7	_	_	_	NC	NC	NC								
F11	_	_	_	NC	NC	NC								
E11	_	_	_	NC	NC	NC								
A4	_	-	1	NC	NC	NC								

#### 5.2 K22 Pinouts

This figure shows the pinout diagram for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see the previous section.




Figure 30. K22 64 LQFP Pinout Diagram

	1	2	3	4	5	6	7	8	
Α	PTE0/ CLKOUT32K	PTD7	PTD4/ LLWU_P14	PTD1	PTC11/ LLWU_P11	PTC8	PTC6/ LLWU_P10	PTC5/ LLWU_P9	A
В	PTE1/ LLWU_P0	PTD6/ LLWU_P15	PTD3	PTC10	PTC9	PTC7	PTC2	PTC4/ LLWU_P8	В
С	PTD5	PTD2/ LLWU_P13	PTD0/ LLWU_P12	VSS	VDD	PTC1/ LLWU_P6	PTB19	PTC3/ LLWU_P7	С
D	USB0_DM	NC	PTA0	PTA1	PTA3	PTB18	PTB17	PTC0	D
E	USB0_DP	USBVDD	VSS	VDD	PTA2	PTB16	PTB2	PTB3	E
F	ADC0_DM0/ ADC1_DM3	ADC1_DM0/ ADC0_DM3	VSSA	VDDA	PTA5	PTB1	PTB0/ LLWU_P5	RESET_b	F
G		ADC1_DP0/ ADC0_DP3	VREFL	VREFH	PTA4/ LLWU_P3	PTA13/ LLWU_P4	VDD	PTA19	G
Н	VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18			EXTAL32	VBAT	PTA12	VSS	PTA18	н
	1	2	3	4	5	6	7	8	

Figure 31. K22 64 MAPBGA Pinout Diagram




Figure 32. K22 100 LQFP Pinout Diagram

	1	2	3	4	5	6	7	8	9	10	11	
Α	PTD7	PTD5	PTD4/ LLWU_P14	NC	PTC14	PTC13	PTC8	PTC4/ LLWU_P8	NC	NC	NC	А
В	NC	PTD6/ LLWU_P15	PTD3	PTC18	PTC15	PTC12	PTC7	PTC3/ LLWU_P7	PTC0	PTB16	NC	В
С	NC	NC	PTD2/ LLWU_P13	PTC17	PTC11/ LLWU_P11	PTC10	PTC6/ LLWU_P10	PTC2	PTB19	PTB11	NC	С
D	NC	NC	PTD1	PTD0/ LLWU_P12	PTC16	PTC9	PTC5/ LLWU_P9	PTC1/ LLWU_P6	PTB18	PTB10	PTB8	D
E	NC	PTE2/ LLWU_P1	PTE1/ LLWU_P0	PTE0/ CLKOUT32K	VDD	VDD	VDD	PTB23	PTB17	PTB9	NC	Е
F	USB0_DP	USB0_DM	PTE6	PTE3	VDDA	VSSA	VSS	PTB22	PTB21	PTB20	NC	F
G	USBVDD	NC	VSS	PTE5	VREFH	VREFL	VSS	PTB3	PTB2	PTB1	PTB0/ LLWU_P5	G
н	ADC0_DP1	ADC0_DM1	NC	NC	PTE24	PTE26/ CLKOUT32K	PTE4/ LLWU_P2	PTA1	PTA3	PTA17	NC	н
J		ADC1_DM1/ ADC0_DM2		NC	PTE25	PTA0	PTA2	PTA4/ LLWU_P3	NC	PTA16	RESET_b	J
к		ADC0_DM0/ ADC1_DM3	NC	CMP0_IN4/ ADC1_SE23	DAC0_OUT/ CMP1_IN3/ ADC0_SE23	VBAI	PTA5	PTA12	PTA14	VSS	PTA19	к
L	ADC1_DP0/ ADC0_DP3	ADC1_DM0/ ADC0_DM3	VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18	XTAL32	EXTAL32	VSS	NC	PTA13/ LLWU_P4	PTA15	VDD	PTA18	L
	1	2	3	4	5	6	7	8	9	10	11	I

Figure 33. K22 121 XFBGA Pinout Diagram

## 6 Part identification

## 6.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

#### 6.2 Format

Part numbers for this device have the following format:

Q K## A M FFF R T PP CC N

#### 6.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	<ul> <li>M = Fully qualified, general market flow, full reel</li> <li>P = Prequalification</li> <li>K = Fully qualified, general market flow, 100 piece reel</li> </ul>
K##	Kinetis family	• K22
A	Key attribute	<ul> <li>D = Cortex-M4 w/ DSP</li> <li>F = Cortex-M4 w/ DSP and FPU</li> </ul>
M	Flash memory type	<ul> <li>N = Program flash only</li> <li>X = Program flash and FlexMemory</li> </ul>
FFF	Program flash memory size	<ul> <li>128 = 128 KB</li> <li>256 = 256 KB</li> <li>512 = 512 KB</li> </ul>
R	Silicon revision	<ul> <li>Z = Initial</li> <li>(Blank) = Main</li> <li>A = Revision after main</li> </ul>
Т	Temperature range (°C)	<ul> <li>V = -40 to 105</li> <li>C = -40 to 85</li> </ul>
PP	Package identifier	<ul> <li>LH = 64 LQFP (10 mm x 10 mm)</li> <li>MP = 64 MAPBGA (5 mm x 5 mm)</li> <li>LL = 100 LQFP (14 mm x 14 mm)</li> <li>MC = 121 XFBGA (8 mm x 8 mm)</li> <li>DC = 121 XFBGA (8 mm x 8 mm x 0.5 mm)</li> </ul>
СС	Maximum CPU frequency (MHz)	<ul> <li>5 = 50 MHz</li> <li>7 = 72 MHz</li> <li>10 = 100 MHz</li> <li>12 = 120 MHz</li> <li>15 = 150 MHz</li> </ul>
N	Packaging type	R = Tape and reel

#### 6.4 Example

This is an example part number:

MK22FN128VDC10

### 6.5 121-pin XFBGA part marking

The 121-pin XFBGA package parts follow the part-marking scheme in the following table.

Table 47. 121-pin XFBGA part marking

MK Partnumber	MK Part Marking		
MK22FN128VDC10	M22J7VDC		

### 6.6 64-pin MAPBGA part marking

The 64-pin MAPBGA package parts follow the part-marking scheme in the following table.

Table 48. 64-pin MAPBGA part marking

MK Partnumber	MK Part Marking		
MK22FN128VMP10	M22J7V		

## 7 Revision History

The following table provides a revision history for this document.

**Table 49. Revision History** 

Rev. No.	Date	Substantial Changes
5	4/2015	On page 1:     In first bullet of introduction, updated power consumption data to align with the data in the "Power consumption operating behaviors" table     In second bullet of introduction, added "USB FS device crystal-less functionality"

Table 49. Revision History (continued)

Rev. No.	Date	Substantial Changes
		<ul> <li>Under "Communication interfaces," updated I²C bullet to indicate support for up to 1 Mbps operation</li> <li>Under "Operating characteristics," specified that voltage range includes flash writes</li> <li>In "Voltage and current operating requirements" table:         <ul> <li>Removed content related to positive injection</li> <li>Updated footnote 1 to say that all analog and I/O pins are internally clamped to V<sub>SS</sub> only (not V<sub>SS</sub> and V<sub>DD</sub>)through ESD protection diodes.</li> </ul> </li> <li>In "Power consumption operating behaviors" table:         <ul> <li>Added additional temperature data in power consumption table</li> <li>Added Max IDD values based on characterization results equivalent to mean + 3 sigma</li> <li>Updated "EMC radiated emissions operating behaviors" table</li> <li>In "Thermal operating requirements" table, added the following footnote for ambient temperature: "Maximum T<sub>A</sub> can be exceeded only if the user ensures that T<sub>J</sub> does not exceed maximum T<sub>J</sub>. The simplest method to determine T<sub>J</sub> is: T<sub>J</sub> = T<sub>A</sub> + Θ<sub>JA</sub> x chip power dissipation"</li> <li>Updated "IRC48M Specifications":</li></ul></li></ul>
4	7/2014	In "Power consumption operating behaviors table":  • Updated existing typical power measurements  • Added new typical power measurements for the following:  • IDD_HSRUN (High Speed Run mode current executing CoreMark code)  • IDD_RUNCO (Run mode current in Compute operation, executing CoreMark code)  • IDD_RUN (Run mode current in Compute operation, executing while(1) loop)  • IDD_VLPR (Very Low Power mode current executing CoreMark code)  • IDD_VLPR (Very Low Power Run mode current in Compute operation, executing while(1) loop)
3	5/2014	<ul> <li>In "Voltage and current operating ratings" table, updated maximum digital supply current</li> <li>Updated "Voltage and current operating behaviors" table</li> <li>Updated "Power mode transition operating behaviors" table</li> <li>Updated "Power consumption operating behaviors" table</li> <li>Updated "EMC radiated emissions operating behaviors for 64 LQFP package" table</li> <li>Updated "Thermal attributes" table</li> <li>Updated "MCG specifications" table</li> </ul>

### Table 49. Revision History (continued)

Rev. No.	Date	Substantial Changes
		<ul> <li>Updated "IRC48M specifications" table</li> <li>Updated "16-bit ADC operating conditions" table</li> <li>Updated "Voltage reference electrical specifications" section</li> <li>Added "121-pin XFBGA part marking" table</li> <li>Added "64-pin MAPBGA part marking" table</li> </ul>
2	4/2014	<ul> <li>In "Voltage and current operating requirements" table, added row for USBV<sub>DD</sub></li> <li>Updated "Voltage and current operating behaviors" table</li> <li>Updated "Thermal attributes" table</li> <li>Updated "IRC48M specifications" table</li> </ul>
1	3/2014	Initial public release

#### How to Reach Us:

**Home Page:** 

freescale.com

Web Support:

freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale, the Freescale logo, and Kinetis are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. ARM and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

© 2014-2015 Freescale Semiconductor, Inc.





Document Number K22P121M100SF9 Revision 5, 4/2015

## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Freescale Semiconductor:

MK22FN128VDC10 MK22FN128VLH10 MK22FN128VLL10 MK22FN128VMP10