


# Synchronization blocks used in the QPSK lab demo


EE161: Digital Communication Systems  
San José State University



## ✓ Symbol Synchronization Overview

The symbol timing synchronizer algorithm is based on a phased lock loop (PLL) algorithm that consists of four components:


- A timing error detector (TED)
- An interpolator
- An interpolation controller
- A loop filter




## ✓ Timing Error Detection (TED)


TED Method	Expression
Zero-crossing (decision-directed)	$e(k) = x((k - 1/2)T_s + \hat{\tau}) [\hat{a}_0(k-1) - \hat{a}_0(k)] + y((k - 1/2)T_s + \hat{\tau}) [\hat{a}_1(k-1) - \hat{a}_1(k)]$
Gardner (non-data- aided)	$e(k) = x((k - 1/2)T_s + \hat{\tau}) [x((k-1)T_s + \hat{\tau}) - x(kT_s + \hat{\tau})] + y((k - 1/2)T_s + \hat{\tau}) [y((k-1)T_s + \hat{\tau}) - y(kT_s + \hat{\tau})]$
Early-late (non- data-aided)	$e(k) = x(kT_s + \hat{\tau}) [x((k+1/2)T_s + \hat{\tau}) - x((k-1/2)T_s + \hat{\tau})] + y(kT_s + \hat{\tau}) [y((k+1/2)T_s + \hat{\tau}) - y((k-1/2)T_s + \hat{\tau})]$
Mueller-Muller (decision-directed)	$e(k) = \hat{a}_0(k-1)x(kT_s + \hat{\tau}) - \hat{a}_0(k)x((k-1)T_s + \hat{\tau}) + \hat{a}_1(k-1)y(kT_s + \hat{\tau}) - \hat{a}_1(k)y((k-1)T_s + \hat{\tau})$

## ▼ Interpolator






## ▼ Loop Filter



## References

---

- [1] Rice, Michael. *Digital Communications: A Discrete-Time Approach*. Upper Saddle River, NJ: Prentice Hall, 2008.
- [2] Mengali, Umberto and Aldo N. D'Andrea. *Synchronization Techniques for Digital Receivers*. New York: Plenum Press, 1997.



## Carrier Synchronizer

---

Compensate for carrier frequency offset

This block is similar in structure (phase-locked loop or PLL) to the symbol synchronizer.

Frequency/phase correction is done by multiplying the incoming samples by a complex exponential with the negative of the estimated phase