

1. 2016-1 (McGill Fall 1998)

Asumsikan:

- Arsitektur komputer dengan ukuran halaman (page size) 1024 bytes.
- Setiap karakter (char) menempati 1 alamat memori @ 1 byte.
- Struktur data "matrix (baris,kolom)" untuk selanjutnya disebut "matrix".
- Setiap 4 baris (berurutan) "matrix" berada dalam satu halaman (page).
- Setiap saat, maksimum ada 1 halaman (page) "matrix" dalam memori.
- Saat awal eksekusi fungsi, tidak ada halaman (page) "matrix" dalam memori.

Lingkari atau beri silang huruf "B" jika betul, dan "S" jika salah.

- B / S** Fragmentasi eksternal (external fragmentation) akan terjadi pada sistem berbasis halaman (paging systems).
- B / S** Bingkai (frame) pada memori virtual (VM) dipetakan ke halaman (page) pada memori fisik.
- B / S** Pengeksekusian program berbasis demand paging selalu menghasilkan page fault.
- B / S** Sebuah fungsi, mungkin saja menempati lebih dari satu halaman (page).

```
011 void isiMatrix1 (){
012     char matrix[256][256];
013     int ii, jj;
014     for (ii=0; ii<8; ii++) {
015         for (jj=0; jj<256; jj++) {
016             matrix[ii][jj] = 'x';
017         }
018     }
019 }
```

- B / S** Setiap eksekusi baris 016, selalu akan terjadi "page fault" pada matrix.
- B / S** Pada seluruh iterasi loop luar baris 014-018, akan terjadi 8 kali "page fault" pada matrix.
- B / S** Pada saat mengeksekusi fungsi isiMatrix1(), terdapat kemungkinan terjadi TOTAL¹ lebih dari 3 kali "page fault".

```
021 void isiMatrix2 (){
022     char matrix[256][256];
023     int ii, jj;
024     for (jj=0; jj<256; jj++) {
025         for (ii=0; ii<8; ii++) {
026             matrix[ii][jj] = 'x';
027         }
028     }
029 }
```

- B / S** Terdapat kemungkinan terjadi TOTAL 2 kali "page fault" saat mengeksekusi baris 026.
- B / S** Pada setiap iterasi loop dalam baris 025-027, terjadi 2 kali "page fault" pada matrix.
- B / S** Pada seluruh iterasi loop luar baris 024-028, terjadi 512 kali "page fault" pada matrix.

2. 2016-2 (Waterloo 2012)

Page Table.

Consider this following "structure addrspace" of a 32-bit processor.

```
struct addrspace {
    vaddr_t as_vbase1    = 0x00100000; /* text segment: virtual base addr */
    paddr_t as_pbase1    = 0x10000000; /* text segment: physical base addr */
    size_t  as_npages1   = 0x20;      /* text segment: number of pages */
    vaddr_t as_vbase2    = 0x00200000; /* data segment: virtual base addr */
    paddr_t as_pbase2    = 0x20000000; /* data segment: physical base addr */
    size_t  as_npages2   = 0x20;      /* data segment: number of pages */
    vaddr_t as_vbase3    = 0x80000000; /* stack segment: virtual base addr */
    paddr_t as_pbase3    = 0x80000000; /* stack segment: physical base addr */
    size_t  as_npages3   = 0x10;      /* stack segment: number of pages */
    int     page_size    = 0x1000;    /* virtual page size is 0x1000 bytes */
};
```

When possible, translate the provided address.

Possible	Virtual Address	Physical Address	Segment
YES	0x0010 0000	0x1000 0000	text
NO	0x0030 0000	—	—
	0x0010 FEDC		
	0x0011 0000		
	0x7FFF FFFF		
		0x2000 1234	
		0x8000 FFFF	

3. 2017-1

(a) Please write down your student ID (NPM):

|-----|-----|-----|-----|-----|-----|-----|-----|

(b) Please write down the last 2 digits of your student ID (NPM):

|-----|-----|

(c) Please convert the 2 decimal digits above into an unsigned 32-bit hexadecimal number.

Let's call that number **INTEGER32: (HEX)** |-----|-----|-----|-----|-----|-----|-----|-----|

(d) Please add **INTEGER32** to 0080 0000 (HEX).

Let's call it Virtual Address **ADDRESS32: (HEX)** |-----|-----|-----|-----|-----|-----|-----|-----|

(e) **ADDRESS32** with a 4 kbyte page size will have page offset space of _____ bits,

(f) And the page number space of **ADDRESS32** is _____ bits.

- (g) Therefore, the page number of **ADDRESS32** is (**HEX**) _____,
- (h) And, the page offset of **ADDRESS32** is (**HEX**) _____.
- (i) The Page Table Entry (PTE) starts at Physical Address (PA) 001 000 (HEX). Each PTE consists of 4 hexadecimal digits (16 bits or 2 bytes) which is stored in BIG-ENDIAN form.

PA (HEX)	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
001 000	71	00	71	03	71	05	71	07	71	09	71	0B	71	0D	71	0F
001 010	71	10	71	13	71	15	71	17	71	19	71	1B	71	1D	71	1F
...																
002 000	71	20	71	23	71	25	71	27	71	29	71	2B	71	2D	71	2F
002 010	71	30	71	33	71	35	71	37	71	39	71	3B	71	3D	71	3F
...																
003 000	71	40	71	43	71	45	71	47	71	49	71	4B	71	4D	71	4F
003 010	71	41	71	53	71	55	71	57	71	59	71	5B	71	5D	71	5D
...																

The PTE of page number ADDRESS32 is: (**HEX**) _____.

- (j) The first digit are the flags. The PTE is valid when the flags digit is not zero (0). The flags of the PTE above is (**HEX**) _____ which means the PTE is (VALID / NOT VALID).
- (k) If the PTE is VALID, the next three digits are the Physical Frame Number: (**HEX**) _____.
- (l) Thus, the physical address of ADDRESS32 is: (**HEX**) _____.
- (m) Please put INTEGER32 into the physical address of ADDRESS32 (BIG-ENDIAN form).

-PA- (HEX)	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F

4. 2017-2

- (a) Please write down your student ID (NPM):

|-----|-----|-----|-----|-----|-----|-----|-----|

- (b) Please write down the last 2 digits of your student ID (NPM):

|-----|-----|

- (c) Please add those 2 decimal digits, convert it to hexadecimal, and then convert it to a 32-bit unsigned hexadecimal number. Let's call that number **INTEGER32**:

|-----|₁₀ + |-----|₁₀ = |-----|₁₆ = |-----|-----|-----|-----| |-----|-----|-----|-----|₁₆

- (d) Please add **INTEGER32** to 0080 0000 (HEX). Let's call the 32-bit Virtual Address as **ADDRESS32**:

|-----|-----|-----|-----| |-----|-----|-----|-----|

- (e) If the page size of **ADDRESS32** is 4 kbytes, the space of the offset will be _____ bits.

7. 2019-1 (73.2%)

- (a) (96%) Please write down the last digit of your student ID (NPM):

|-----|

- (b) Consider the following page reference string: 5, 4, 3, 2, 1, 2, 3, 4, 3, 2. All frames are initially empty, so every first unique page allocation will always causes a page fault. The frame allocation will depend on the
- replacement algorithm and your last student ID (NPM) digit**
- . How many page fault(s) would occur:

Please circle your last ID digit	Frame Allocation	Replacement Algorithm	Number of Page Fault(s)
0 1 2 3	3	FIFO (78%)	
4 5 6	4		
0 1 2 3	4	LRU (68%)	
4 5 6	3		
0 2 4 6	3	Optimal (62%)	
1 3 5	4		

You **may or may not** use these following boxes as a worksheet. It will **not** affect your grade!

8. 2019-2 (50.9%)

Consider **INTEGER64**, a 64-bit unsigned number; **ADDRESS64** a 64-bit Virtual Address; and **PA32**, the 32-bit Physical Address (PA) of ADDRESS64. Let **INTEGER64** = **ADDRESS64** = 0000 0000 0000 0ABC (HEX).

- (a) (70%) If the page size of **ADDRESS64** is 4 kbytes, the space of the offset will be _____ **bits**.
 (b) (53%) Therefore, the page number space of **ADDRESS64** will be _____ **bits**.
 (c) (49%) The page number of **ADDRESS64** is _____ (**HEX**).
 (d) (64%) And the page offset of **ADDRESS64** is _____ (**HEX**).
 (e) (49%) The Page Table starts at **PA ABCD E000** (HEX). Each Page Table Entry (PTE) consists of 6 hexadecimal digits (24 bits or 3 bytes) which is stored in **BIG-ENDIAN** form. A PTE is valid if the first bit of 24 is zero (0).

PA (HEX)	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
ABCD E000	04	00	00	04	00	01	04	00	02	04	00	03	04	00	04	04
ABCD E010	00	05	04	00	06	04	00	07	04	00	08	04	00	09	04	00
...																

The PTE of page number **ADDRESS64** is:

|-----|-----| |-----|-----||-----|-----|

- (f) (84%) The PTE is (**VALID** / **NOT VALID**).
 (g) (39%) If the PTE is **VALID**, the Physical Frame Number is:

|-----| |-----|-----||-----|-----|

[illegible]