



The Synchronous Approach

Partha Roop
Electrical & computer engineering


27 July 2022



THE UNIVERSITY
OF AUCKLAND
NEW ZEALAND
Te Whare Wānanga o Tāmaki Makaurau


CPS Example

A cyber-physical system (CPS)





^aZhao and Roop, "Model Driven Design of Cardiac Pacemakers using IEC61499, CRC Press, 2015".

Reactive Systems



1980s: Statecharts



Harel

Statecharts: A Visual Formalism for Complex Systems
Science of Computer Programming, 1987

1990s: Many Statecharts

	Variant									
	1	2	3	4	5	6	7	8	9	10
graphical / textual	g	g	g	g	g	g	g	g/tg/t	g	g
negated trigger event	+	+	+	+	+	+	+	+	-	-
timeout event	+	-	-	-	-	-	-	+	+	9
timed transition	-	-	-	-	-	-	-	-	-	-
disjunction of trigger events	-	+	+	+	+	13	13	+	+	-

	Variant Number																				
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21
graphical / textual	g	g	g	g	g	g	g	g/tg/t	g	g	g	g	g	g	g	g	g	g	g	g	g
negated trigger event	+	+	+	+	+	+	+	+	+	-	+	+	-	-	-	-	-	+	+	+	+
timeout event	+	-	-	-	-	-	-	+	+	9	-	-	+	4	4	4	4	4	4	4	4
timed transition	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	2	2	+	+
disjunction of trigger events	-	+	+	+	+	+	13	13	+	-	-	-	+	+	-	-	-	-	-	-	+
trigger condition	+	+	-	-	-	13	13	4	-	+	-	-	-	+	-	-	-	-	-	+	-
state reference	+	+	-	-	-	13	13	3	-	+	-	-	-	+	-	-	-	-	-	-	-
assignment to variable	+	+	-	-	-	13	13	-	-	+	-	-	-	+	-	-	-	-	-	+	-
inter-level transition	+	+	14	14	14	-	-	+	+	+	-	-	+	+	+	+	+	+	+	-	-
history mechanism	+	+	-	-	-	-	-	-	-	-	-	-	-	+	-	-	-	-	-	-	-
operational/denotatio.	-	o	o	o	o	o	11	d	d	d	d	d	d	d	d	d	d	o	o	?	o
compositional	-	-	-	-	-	-	-	+	+	+	+	+	-	+	+	+	+	+	+	+	+
synchrony hypothesis	+	+	+	+	+	+	+	+	+	7	+	+	-	-	-	-	-	8	8	-	-
deterministic	-	-	-	-	-	-	-	-	-	-	+	-	-	-	-	-	-	-	-	-	-
interleav./true concurr	i	i	i	i	i	i	i	i	i	i	i	i	i	i	t	t	t	15	15	?	?
discrete/contin. time	d	d	d	d	d	d	d	d	d	d	d	d	d	d	d	c	c	c	c	c	c
globally consistent	-	-	-	+	+	+	+	13	+5	-5	-	-	-	-	+5	+5	+5	+5	-	-	-
causal	+	+	+	+	-	+	+	+	12	+	+	+	+	+	+	+	+	+	+	+	+
instantaneous state	?	-	-	-	-	-	-	-	-	-	-	-	-	-	-	+	+	+	+	+	+
finite transition no.	?	+	+	+	+	+	+	+	-	+	+	+	+	+	+	+	+	-	-	+	+
priorities	-	-	14	14	14	14	10	10	-	-	+	-	-	+	-	-	-	-	-	-	+
non-preempt. interrupt	?	-	14	14	14	-	-	-	?	+	-	-	-	-	-	-	-	+	+	?	?
preemptive interrupt	?	+	+	14	14	14	-	-	+	+	+	+	-	+	+	+	-	-	+	+	+
distinc. int/ext. event	+	+	+	*	+	+	+	+	+	+	+	+	+	+	-	+	+	+	+	+	+
local event	-	-	-	-	-	-	-	+	+	+	+	-	-	-	-	-	-	-	-	-	+
discrete/contin. event	d	d	d	d	d	d	d	d	d	d	d	d	d	d	d	c	c	c	c	d	d

Michael von der Beeck


A Comparison of Statecharts Variants

Formal Techniques in Real-Time and Fault-Tolerant Systems, LNCS 863, 1994

1991: Argos


Main1 (a, start, stop) ()

Main2 (a, start, stop) ()



end

(a)



end

(b)


Florence Maraninchi



The Argos language: Graphical Representation of Automata and Description of Reactive Systems

IEEE Workshop on Visual Languages, Kobe, Japan, 1991

1995: SyncCharts, a.k.a. Safe State Machines



Charles André

SyncCharts: A Visual Representation of Reactive Behaviors
Research Report 95-52, I3S, Sophia Antipolis, 1995



SCCharts – Motivation

Preserve nice properties of synchronous programming

- Determinacy, sound semantic basis
- Static causality (i.e., determinacy) checking, no run-time surprises
- Efficient synthesis

Reduce the pain


- Make it easy to adopt for mainstream programmer
- Reject only models where determinacy is compromised
- Approach: harness scheduling information provided by sequential/imperative language constructs


Interface
declaration


ABRO


input bool A,B,R
output bool O = false


Initialization





















SCCharts Syntax


- SCCharts have textual and graphical syntax
- In KIELER tool, modeler writes textually, tool provides graphical views
- Uses auto-layout from Eclipse Layout Kernel (ELK)



Limitations of Strict Synchrony

sequential_causality

bool x



```
if ( $\mathbf{!}x$ ) {  
    ...  
    x = true;  
}
```

Not allowed in SyncCharts, Esterel, etc.!

Sequential Constructiveness

Idea: Sequential control flow overrides „write before read“

Writes visible **only** to reads that are

1. sequential successors or
2. concurrent

v. Hanxleden, Mendler, et al.

[Sequentially Constructive Concurrency—A Conservative Extension of the Synchronous Model of Computation.](#)



ACM TECS '14

IUR-Protocol

IUR protocol schedules variable accesses within reaction

- Sequential accesses to x : unconstrained
- Concurrent accesses to x : must follow IUR protocol

init \Rightarrow **updates** \Rightarrow **reads**
x = 1 ... x += 2 ... x += 5 ... y = x ... z = x

i.e., in each tick, for each variable, for each set of concurrent accesses to x , allow the following schedule:

1. An arbitrary number of init's that are confluent (i.e., write the same value)
2. An arbitrary number of updates that are confluent (i.e., use same combination function)
3. An arbitrary number of reads

Must Still Reject Some Models ...

Concurrent accesses may lead to causality cycles


The screenshot shows the KIELER Model Repository interface with the title bar "kieler-workspace - KIELER Model Repository/sccharts/sccharts-rvh/race.sctx - KIELER". The left pane displays the scchart RACE code:

```
1 scchart RACE {
2   output int x
3   region A {
4     initial state A1
5     do x = 0 go to A2
6     final state A2
7   }
8
9   region B {
10    initial state B1
11    do x = 1 go to B2
12    final state B2
13  }
14 }
```

The right pane shows the corresponding scchart diagram titled "RACE". It consists of two regions, A and B, each with an initial state and a final state connected by a transition labeled with a guard. Region A has states A1 and A2, with a transition labeled "/ x = 0" from A1 to A2. Region B has states B1 and B2, with a transition labeled "/ x = 1" from B1 to B2.


Must Still Reject Some Models ...

Concurrent accesses may lead to causality cycles



Must Still Reject Some Models ...

Concurrent accesses may lead to causality cycles



Another Example

kieler-workspace - KIELER Model Repository/sccharts/sccharts-rvh/cyclic2.sctx - KIELER

The screenshot shows the KIELER Model Repository interface with the file 'cyclic2.sctx' open. On the left, the code editor displays the scchart definition:

```
1 scchart CYCLIC2 {
2   bool x = false, y = false
3   region A {
4     initial state A1
5     if !x do y = true go to A2
6     final state A2
7   }
8
9   region B {
10    initial state B1
11    if !y do x = true go to B2
12    final state B2
13  }
14 }
```

On the right, the 'Diagram' tab shows the state transition diagram for the 'CYCLIC2' chart. It consists of two regions: 'A' and 'B'. Region 'A' contains states A1 and A2. A1 is the initial state. A transition from A1 to A2 is labeled '!x / y = true'. Region 'B' contains states B1 and B2. B1 is the initial state. A transition from B1 to B2 is labeled '!y / x = true'.

Another Example

kieler-workspace - KIELER Model Repository/sccharts/sccharts-rvh/cyclic2.sctx - KIELER

Problem Occurred

Error(s) in compilation for simulation

Can't schedule from _g3b to _cg3
Can't schedule from _g3b to _g4
Can't schedule from _g4 to _g7b
Can't schedule from _g7b to _cg7
Can't schedule from _g7b to _g8
Can't schedule from _g8 to _g3b
Can't schedule from _g3b to _g2
Can't schedule from _g7b to _g6
Can't schedule from _g4 to _g9
Can't schedule from _g9 to _TERM
Can't schedule from AssignmentImpl to ExitImpl
The SCG is NOT asc-schedulable!


Details >> OK

schizo.sctx cyclic.sctx

1 scchart CYCLIC2
2 bool x = false
3 region A {
4 initial state
5 if !x do y =
6 final state
7 }
8
9 region B {
10 initial state
11 if !y do x = true go to B2
12 final state B2
13 }
14 }

```
graph TD; start(( )) -- "true" --> A2((A2)); B1((B1)) -- "!y / x = true" --> B2((B2));
```

Another Example



Variation on Example

kieler-workspace - KIELER Model Repository/sccharts/sccharts-rvh/cyclic.sctx - KIELER


Diagram

```
1 scchart CYCLIC {  
2   bool x = false, y = false  
3   region A {  
4     initial state A1  
5     if x do y = true go to A2  
6     final state A2  
7   }  
8   region B {  
9     initial state B1  
10    if y do x = true go to B2  
11    final state B2  
12  }  
13 }  
14 }
```


The diagram shows two regions, A and B, each containing an initial state and a final state connected by a transition. Region A has a transition from A1 to A2 labeled "x / y = true". Region B has a transition from B1 to B2 labeled "y / x = true".

Writable Insert 8 : 2 : 127


Variation on Example



Analysis is Static!




Booleans vs. Signals



bool:

- true or false
- Persistent across ticks


Booleans vs. Signals




signal:

- true (“present”) or false (“absent”)
- Re-initialized to absent (unless input signal) at each tick
- Conceptually, correspond to *events*
- ... and beyond these *pure signals*, there are also *valued signals*, which carry a – persistent – value of some type (including bool) ...


Simulation




Simulation



Simulation



Simulation



More Language Features


- The semantic kernel of SCCharts has been stable since beginning
- Beyond kernel, have host language interaction, for regions, reference charts/inheritance, dataflow, ...
- Like other languages (e.g., Java), the feature set of SCCharts keeps evolving – also based on your input!
- When using SCCharts, should consult current documentation and experiment with different features to see what might suit you best
- See <https://rtsys.informatik.uni-kiel.de/confluence/display/KIELER/Syntax>

Traffic Light as Timed Automaton

continuous variable: $x(t) : \mathbb{R}$

inputs: *pedestrian*: pure

outputs: *sigR*, *sigG*, *sigY*: pure




[Lee/Seshia]

Roadmap


1. Traffic Light Example
2. Execution Models
3. Dynamic Ticks
4. Time in SCCharts: “clock”

Discrete (Logical) Time in Synchronous Programming




- Synchrony Hypothesis:
Outputs are synchronous with inputs
- Computation "does not take time"
- Actual computation time does not influence result
- Sequence of outputs **determined** by inputs

Time-Triggered Execution




Eager Execution with Dynamic Ticks



deltaT: Time spent in the environment since the last tick

sleepT: Requested delay until next tick i.e. residual time for the reaction

Packaging Physical Time as Events



[Timothy Bourke, SYNCHRON 2009]

Event "HMS": 100 μsec have passed since last HMS

Event "TMS": 1000 μsec have passed since last TMS

A Problem With That ...




Fig. 4: Granularity of timing inputs


[Timothy Bourke, SYNCHRON 2009]

Roadmap


1. Traffic Light Example
2. Execution Models
3. Dynamic Ticks
4. Time in SCCharts: “clock”

Dynamic Ticks


- Recall logical time:



- Physical time,
time-triggered:



- Physical time,
dynamic ticks:



Roadmap



1. Traffic Light Example
2. Execution Models
3. Dynamic Ticks
4. Time in SCCharts: “clock”

Traffic Light in SCCharts

continuous variable: $x(t) : \mathbb{R}$

inputs: *pedestrian*: pure

outputs: *sigR, sigG, sigY*: pure



SCCharts – Classroom-Tested



SCCharts – Classroom-Tested

- 10.000 / 135.000 SCChart nodes before/after normalization
- 650.000 lines of C-code
- Compiles in about 2 min's
- 2 ms reaction time

