Motorola 68000 CPU Opcodes

ORI to CCR	0 0 0 0 0 0 0 0 0 0	1 1 1 1 0 0	0 0 0 0 0 0 0 0 CCR	
ORI to SR	0 0 0 0 0 0 0 0 0 1	1 1 1 1 0 0	SR	
ORI	0 0 0 0 0 0 0 0 8	M Xn	16 bit Data 8 bit Data	32 bit Data
ANDI to CCR	0 0 0 0 0 0 1 0 0 0		0 0 0 0 0 0 0 0 CCR	OZ DII Data
ANDI to SR	0 0 0 0 0 0 1 0 0 1	1 1 1 1 0 0	SR	
ANDI	0 0 0 0 0 0 1 0 S	M Xn	16 bit Data 8 bit Data	32 bit Data
SUBI	0 0 0 0 0 1 0 0 8	M Xn	16 bit Data 8 bit Data	32 bit Data
ADDI	0 0 0 0 0 1 1 0 S	M Xn	16 bit Data 8 bit Data	32 bit Data
EORI to CCR	0 0 0 0 1 0 1 0 0 0		0 0 0 0 0 0 0 0 CCR	OL DII Dala
EORI to SR	0 0 0 0 1 0 1 0 0 1	1 1 1 1 0 0	SR	
EORI	0 0 0 0 1 0 1 0 S	M Xn	16 bit Data 8 bit Data	32 bit Data
CMPI	0 0 0 0 1 1 0 0 S	M Xn	16 bit Data 8 bit Data	32 bit Data
BTST	0 0 0 0 1 0 0 0 0 0	M Xn	0 0 0 0 0 0 0 0 Bit Index	
BCHG	0 0 0 0 1 0 0 0 0 1	M Xn	0 0 0 0 0 0 0 0 Bit Index	
BCLR	0 0 0 0 1 0 0 0 1 0	M Xn	0 0 0 0 0 0 0 0 Bit Index	
BSET	0 0 0 0 1 0 0 0 1 1	M Xn	0 0 0 0 0 0 0 0 Bit Index	
BTST	0 0 0 0 Dn 1 0 0	M Xn	0 0 0 0 0 0 0 0 Bit Index	
BCHG	0 0 0 0 Dn 1 0 1	M Xn	0 0 0 0 0 0 0 0 Bit Index	
BCLR	0 0 0 0 Dn 1 1 0	M Xn	0 0 0 0 0 0 0 0 Bit Index	
BSET	0 0 0 0 Dn 1 1 1 1	M Xn	0 0 0 0 0 0 0 0 Bit Index	
MOVEP	0 0 0 0 Dn 1 D S	0 0 1 An	Displacement	
MOVEA	0 0 S An 0 0 1	M Xn	,	
MOVE	0 0 S Xn M	M Xn		
MOVE from SR	0 1 0 0 0 0 0 0 1 1	M Xn		
MOVE to CCR	0 1 0 0 0 1 0 0 1 1	M Xn		
MOVE to SR	0 1 0 0 0 1 1 0 1 1	M Xn		
NEGX	0 1 0 0 0 0 0 0 S	M Xn		
CLR	0 1 0 0 0 0 1 0 S	M Xn		
NEG	0 1 0 0 0 1 0 0 S	M Xn		
NOT	0 1 0 0 0 1 1 0 S	M Xn		
EXT	0 1 0 0 1 0 0 0 1 S			
NBCD	0 1 0 0 1 0 0 0 0 0	M Xn		
SWAP	0 1 0 0 1 0 0 0 0 1			
PEA	0 1 0 0 1 0 0 0 0 1	M Xn		
ILLEGAL	0 1 0 0 1 0 1 0 1 1	1 1 1 1 0 0		
TAS	0 1 0 0 1 0 1 0 1 1	M Xn		
TST	0 1 0 0 1 0 1 0 S	M Xn		
TRAP	0 1 0 0 1 1 1 0 0 1	0 0 Vector		
LINK	0 1 0 0 1 1 1 0 0 1	0 1 0 An	Displacement	
UNLK	0 1 0 0 1 1 1 0 0 1	0 1 1 An		
MOVE USP	0 1 0 0 1 1 1 0 0 1	1 0 D An		
RESET	0 1 0 0 1 1 1 0 0 1	1 1 0 0 0 0		
NOP	0 1 0 0 1 1 1 0 0 1	1 1 0 0 0 1		
STOP	0 1 0 0 1 1 1 0 0 1	1 1 0 0 1 0	Immediate	


Addressing mode	Format		М			Xn	
Data register	Dn	0	0	0		reg	
Address register	An	0	0	1			
Address	(An)	0	1	0			
Address with Postincrement	(An)+	0	1	1		reg	
Address with Predecrement	-(An)	1	0	0			
Address with Displacement	(d ₁₆ , An)	1	0	1	reg		
Address with Index	(d ₈ , An, Xn)	1	1	0	reg		
ProgrAn Counter with Displacement	(d ₁₆ , PC)	1	1	1	0	1	0
ProgrAn Counter with Index	(d ₈ , PC, Xn)	1	1	1	0	1	1
Absolute Short	(xxx).W	1	1	1	0	0	0
Absolute Long	(xxx).L	1	1	1	0	0	0
Immediate	#imm	1	1	1	1	0	0

Ope	Operation Size Su		S		S
Byte		.b	0	0	$\overline{}$
Word		. w	0	1	0
Long		.1	1	0	1

Condition	Mnemonic		Co	nd	
True	T	0	0	0	0
False	F	0	0	0	1
Higher	HI	0	0	1	0
Lower or SAne	LS	0	0	1	1
Carry Clear	CC	0	1	0	0
Carry Set	CS	0	1	0	1
Not Equal	NE	0	1	1	0
Equal	EQ	0	1	1	1
Overflow Clear	VC	1	0	0	0
Overflow Set	VS	1	0	0	1
Plus	PL	1	0	1	0
Minus	MI	1	0	1	1
Greater or Equal	GE	1	1	0	0
Less Than	LT	1	1	0	1
Greater Than	GT	1	1	1	0
Less or Equal	LE	1	1	1	1

by GoldenCrystal 1 / 2

Motorola 68000 CPU Opcodes



Addressing mode	Format		М			Xn	
Data register	Dn	0	0	0		reg	
Address register	An	0	0	1			
Address	(An)	0	1	0	reg		
Address with Postincrement	(An)+	0	1	1			
Address with Predecrement	-(An)	1	0	0			
Address with Displacement	(d ₁₆ , An)	1	0	1	reg		
Address with Index	(d ₈ , An, Xn)	1	1	0			
ProgrAn Counter with Displacement	(d ₁₆ , PC)	1	1	1	0 1		0
ProgrAn Counter with Index	(d ₈ , PC, Xn)	1	1	1	0	1	1
Absolute Short	(xxx).W	1	1	1	0	0	0
Absolute Long	(xxx).L	1	1	1	0	0	0
Immediate	#imm	1	1	1	1	0	0

Operation Size	Suffix	97	S	S
Byte	.b	0	0	
Word	. w	0	1	0
Long	.1	1	0	1

Condition	Mnemonic				
True	T	0	0	0	0
False	F	0	0	0	1
Higher	HI	0	0	1	0
Lower or SAne	LS	0	0	1	1
Carry Clear	CC	0	1	0	0
Carry Set	CS	0	1	0	1
Not Equal	NE	0	1	1	0
Equal	EQ	0	1	1	1
Overflow Clear	VC	1	0	0	0
Overflow Set	VS	1	0	0	1
Plus	PL	1	0	1	0
Minus	MI	1	0	1	1
Greater or Equal	GE	1	1	0	0
Less Than	LT	1	1	0	1
Greater Than	GT	1	1	1	0
Less or Equal	LE	1	1	1	1

by GoldenCrystal 2 / 2