

University of California, Davis
Department of Electrical & Computer Engineering

EEC 180

Spring 2023

Laboratory Report Cover Sheet

Laboratory Exercise Number

1

Title of the Laboratory Exercise

Questa/modelsim/quartus tutorial.

Date

04-06-2023.

Names of Team Members (if any)

1. Eian Ng
- 2.

Preparation (Pre-lab) Verification

TA Signature :

N/A

Completion Verification

TA Signature:

Alex

P1&P2 Fully Working

Lab Score:Laboratory Grading Weightage

| | |
|------------------------------|-----|
| Preparation | 20% |
| Design Quality & Correctness | 50% |
| Report | 30% |

Lab 1: Questa/Modelsim/Quartus Tutorial

| Table of Contents | Page |
|--------------------|------|
| Lab Checkoff Sheet | 3 |
| Objective & Prelab | 4 |
| Lab Procedure | 4-12 |
| Results | 13 |
| Conclusion | 13 |

Objective:

The objective of this lab is to complete a design flow for implementing a high-level Verilog design on the Intel DE10- Lite board. In this lab, we used the tools System Builder, Quartus Prime, and Questa / ModelSim. We practiced implementing simple logic gates on the Intel DE10-Lite board on its 7-Segment displays by inputting 4-bit inputs.

Prelab:

During the prelab, I installed the Quartus Prime Lite 22.1 Software and ModelSim.

Lab:Part 1:

In Part 1 of the lab, I created a new project and implemented logic gates of my choice. I created a 3 bit binary to decimal converter on the 7 segment displays.

The table below shows what inputs and outputs are expected to be displayed on the 7-segment displays after putting in a binary input through the switches on the Intel DE10-Lite board.

| Binary Value | Decimal Value (Displayed on 7-Segment Display) |
|--------------|--|
| 000 | 0 |
| 001 | 1 |
| 010 | 2 |
| 011 | 3 |
| 100 | 4 |
| 101 | 5 |
| 110 | 6 |
| 111 | 7 |

Table 1: 3-Bit Binary to Decimal




Figure 1.1: Truth Table, K-Maps, Logic Gates for the 7-Segment Display

After constructing the K-Maps, I worked on the Verilog code to code the logic needed to display the output I wanted on the 7-segment displays.

```

38 assign HEX0[0] = (!SW[2]&!SW[1]&SW[0]) | (SW[2]&!SW[1]&!SW[0]);
39 assign HEX0[1] = (SW[2]&!SW[1]&SW[0]) | (SW[2]&SW[1]&!SW[0]);
40 assign HEX0[2] = (!SW[2]&SW[1]&!SW[0]);
41 assign HEX0[3] = (!SW[2]&!SW[1]&SW[0]) | (SW[2]&!SW[1]&!SW[0]) | (SW[2]&SW[1]&SW[0]);
42 assign HEX0[4] = (SW[0]) | (SW[2]&!SW[1]);
43 assign HEX0[5] = (!SW[2]&SW[0]) | (!SW[2]&SW[1]) | (SW[1]&SW[0]);
44 assign HEX0[6] = (!SW[2]&!SW[1]) | (SW[2]&SW[1]&SW[0]);
45
46 assign HEX0[7] = 1;
47
48
49 assign HEX1 = 8'b11111111;
50 assign HEX2 = 8'b11111111;
51 assign HEX3 = 8'b11111111;
52 assign HEX4 = 8'b11111111;
53 assign HEX5 = 8'b11111111;
54
55
56
57 endmodule

```

Figure 1.2: Verilog Code for 3-bit Binary to Decimal




Figure 1.3: Waveform for 3-bit Binary to Decimal

```

# in = 000, out = 0000001
# in = 001, out = 1001111
# in = 010, out = 0010010
# in = 011, out = 0000110
# in = 100, out = 1001100
# in = 101, out = 0100100
# in = 110, out = 0100000
# in = 111, out = 0001111

```

Figure 1.4: Test Bench for 3-bit Binary to Decimal

Figure 1.4 matches the truth table shown in Figure 1.1, meaning that the programmed logic is correct. The Verilog code converts a 3 bit switch input to a decimal displayed on the 7 segment display.

```

6  module tb_part1;
7
8      reg [2:0] count;
9
10     wire [7:0] HEX0;
11     wire [7:0] HEX1;
12     wire [7:0] HEX2;
13     wire [7:0] HEX3;
14     wire [7:0] HEX4;
15     wire [7:0] HEX5;
16     wire [1:0] KEY;
17     wire [9:0] LEDR;
18     wire [9:0] SW;
19
20     assign SW[2:0] = count;
21     part1 UUT (.HEX0(HEX0), .HEX1(HEX1), .HEX2(HEX2),
22               .HEX3(HEX3), .HEX4(HEX4), .HEX5(HEX5),
23               .KEY(KEY), .LEDR(LEDR), .SW(SW));
24
25
26     initial begin
27         count = 3'b000;
28         repeat (8) begin
29             #100
30             $display("in = %b, out = %b", count, HEX0[0], HEX0[1], HEX0[2], HEX0[3], HEX0[4], HEX0[5], HEX0[6]);
31             count = count + 3'b001;
32         end
33     end
34
35
36 endmodule

```

Figure 1.5: Test Bench Verilog Code for 3-bit Binary to Decimal

Part 2:

Reference:

 $i = \text{index}$, $A = \text{SW}[3]$, $B = \text{SW}[2]$, $C = \text{SW}[1]$, $D = \text{SW}[0]$

| i | A | B | C | D | a1 | b1 | c1 | d1 | e1 | f1 | g1 | a0 | b0 | c0 | d0 | e0 | f0 | g0 |
|----|---|---|---|---|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 |
| 2 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| 3 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| 4 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 |
| 5 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| 6 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 7 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 8 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 9 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 10 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 11 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 |
| 12 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| 13 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| 14 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 |
| 15 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |

Table 2: Truth Table for 4-Bit Switch Input to Decimal Display




Figure 2.1: Truth Table, K-Maps, Logic Gates for the 7-Segment Display




Figure 2.2: Truth Table, K-Maps, Logic Gates for the 7-Segment Display

```

38 assign HEX1[0] = (SW[3]&SW[1])|(SW[3]&SW[2]);
39 assign HEX1[1] = 0;
40 assign HEX1[2] = 0;
41 assign HEX1[3] = (SW[3]&SW[1])|(SW[3]&SW[2]);
42 assign HEX1[4] = (SW[3]&SW[1])|(SW[3]&SW[2]);
43 assign HEX1[5] = (SW[3]&SW[1])|(SW[3]&SW[2]);
44 assign HEX1[6] = 1;
45
46 assign HEX0[0] = (!SW[3]&!SW[2]&!SW[1]&SW[0])|(!SW[3]&SW[2]&!SW[1]&!SW[0])|(SW[3]&!SW[2]&SW[1]&SW[0])|
47 (SW[3]&SW[2]&SW[1]&!SW[0]);
48
49 assign HEX0[1] = (!SW[3]&SW[2]&!SW[1]&SW[0])|(!SW[3]&SW[2]&SW[1]&!SW[0])|(SW[3]&SW[2]&SW[1]&SW[0]);
50
51 assign HEX0[2] = (!SW[3]&!SW[2]&SW[1]&!SW[0])|(SW[3]&SW[2]&!SW[1]&!SW[0]);
52
53 assign HEX0[3] = (!SW[3]&!SW[2]&!SW[1]&SW[0])|(!SW[3]&SW[2]&!SW[1]&!SW[0])|
54 (!SW[3]&SW[2]&SW[1]&SW[0])|(SW[3]&!SW[2]&SW[1]&SW[0])|(SW[3]&SW[2]&SW[1]&!SW[0]);
55
56 assign HEX0[4] = (SW[0])|(!SW[3]&SW[2]&!SW[1])|(SW[3]&SW[2]&SW[1]);
57
58 assign HEX0[5] = (!SW[3]&!SW[2]&SW[0])|(!SW[3]&!SW[2]&SW[1])|(!SW[3]&SW[1]&SW[0])|(!SW[2]&SW[1]&SW[0])|
59 (SW[3]&SW[2]&!SW[1]);
60
61 assign HEX0[6] = (!SW[3]&!SW[2]&!SW[1])|(SW[3]&!SW[2]&SW[1])|(!SW[3]&SW[2]&SW[1]&SW[0]);
62
63
64 assign HEX0[7] = 1;
65 assign HEX1[7] = 1;
66
67 assign HEX2 = 8'b11111111;
68 assign HEX3 = 8'b11111111;
69 assign HEX4 = 8'b11111111;
70 assign HEX5 = 8'b11111111;
71
72 endmodule

```

Figure 2.3: Verilog Code for 4-bit Binary to Decimal



Figure 2.4: Waveform for 4-bit Binary to Decimal

```

VSIM 3> run -all
# in = 0000, out = 000000100000001
# in = 0001, out = 000000110011111
# in = 0010, out = 000000100100101
# in = 0011, out = 000000100001110
# in = 0100, out = 000000110011100
# in = 0101, out = 000000101001100
# in = 0110, out = 000000101000000
# in = 0111, out = 000000100011111
# in = 1000, out = 000000100000000
# in = 1001, out = 000000100001100
# in = 1010, out = 100111100000001
# in = 1011, out = 100111110011111
# in = 1100, out = 100111100100101
# in = 1101, out = 100111100001110
# in = 1110, out = 100111110011100
# in = 1111, out = 100111101001100

```

Figure 2.5: Test Bench Result for 4-bit Binary to Decimal

With the test bench result providing the truth table seen in Table 2, this means that the Verilog code was programmed correctly to convert a 4-bit switch input to a decimal value displayed on the 7 segment displays.

```

6 module tb_part2;
7
8     reg [3:0] count;
9
10    wire [7:0] HEX0;
11    wire [7:0] HEX1;
12    wire [7:0] HEX2;
13    wire [7:0] HEX3;
14    wire [7:0] HEX4;
15    wire [7:0] HEX5;
16    wire [1:0] KEY;
17    wire [9:0] LEDR;
18    wire [9:0] SW;
19
20    assign SW[3:0] = count;
21    part2 UUT (.HEX0(HEX0), .HEX1(HEX1), .HEX2(HEX2),
22              .HEX3(HEX3), .HEX4(HEX4), .HEX5(HEX5),
23              .KEY(KEY), .LEDR(LEDR), .SW(SW));
24
25
26    initial begin
27        count = 4'b0000;
28        repeat (16) begin
29            #100
30            $display("in = %b, out = %b", count, HEX1[0], HEX1[1], HEX1[2], HEX1[3], HEX1[4], HEX1[5], HEX1[6],
31                    HEX0[0], HEX0[1], HEX0[2], HEX0[3], HEX0[4], HEX0[5], HEX0[6]);
32
33            count = count + 4'b0001;
34        end
35    end
36
37 endmodule

```

Figure 2.6: Test Bench Verilog Code for 4-bit Binary to Decimal

Results:

Part 1:

After creating a truth table, K-Maps, and programming the logic for the 3-bit switch input to 7-segment decimal output, the result produced exactly what I was expecting. Flipping through the binary values of 000 to 111 yielded me the decimal values from 0 to 7. Running the test bench and waveforms produced the same results as the truth table.

Part 2:

After constructing the Verilog code for Part 1, this gave me a better understanding of how to program the 4-bit switch input to 7-segment decimal output. I was able to produce the 4-bit switch input to 7-segment decimal output after creating several K-Maps to get the logic needed for each segment. Flipping through the binary values from 0000 to 1111 produced the decimal outputs 0 to 15. The waveform and test bench results produced exactly what I was expecting as it was exactly the same as the truth table that I constructed.

Conclusion:

In conclusion, this lab went really well. I was able to get a better understanding of how to program in Verilog. I got a better understanding of the Verilog syntax as well as how to produce results with test benches and waveforms. I had some challenges during this lab as I messed up some of my logic inputs and had to figure out how to debug each segment on the display to produce the output I wanted. Overall, I feel that this lab was successful as I was able to produce the results that I expected in both Part I and Part II of the lab.