Ronald D. Nguyen

ronaldnguyen17@gmail.com | Boston, MA | (978) 930-8806 | linkedin.com/in/ronaldnguyen77 | rnguyen-77.github.io

EDUCATION

Northeastern University, College of Engineering **Boston, MA**
Candidate for BS in Computer Engineering and Computer Science, Expected May 2029 *GPA: 3.5*

- Relevant courses: Embedded Design, Circuits & Signals: Biomedical Applications, Fundamentals of Networks

EXPERIENCE

Analogic Corporation **Salem, NH**
Physics Engineer Co-op (6-Month Term) *Jan 2026 – June 2026*

- Developed Linux-based Python scripts using pandas to parse datasets and support production imaging analysis pipelines
- Built a scalable Python CLI tool to validate manual threat-object annotations for lists of any size (typically 80–400 bags), cutting verification time by over 90% (~1 hour to under 5 minutes per list)
- Refactored core C++ codebase into modular components, isolating the data-loading layer from processing logic through a single adapter interface
- Introduced GoogleTest to the C++ codebase with a proof-of-concept suite of 17 unit tests across 6 components, including a custom event listener for per-test pass/fail reporting
- Redesigned a C++ segmentation module around a factory pattern and abstract base classes, enabling algorithm selection via YAML config

PROJECTS

Ultrasonic Sonar Rangefinder **Boston, MA**
FPGA Sensor Interfacing (Intel DE1-SoC) *Oct 2026*

- Interfaced an HC-SR04 ultrasonic sensor with a Cyclone V FPGA over GPIO, generating a 10 Hz trigger and timing echo pulses in 50 MHz clock cycles with LPM counters and comparators
- Converted echo counts to distance with an LPM divider and reused my 8-bit display decoder to show centimeters on 7-segment displays
- Verified readings within 1 cm of ground truth at 10, 20, and 30 cm using oscilloscope measurements, and traced a stuck echo signal to a reversed-power wiring fault

8-Bit Decimal Display Decoder **Boston, MA**
FPGA Digital Logic Design (Intel DE1-SoC) *Sept 2026 – Oct 2026*

- Derived minimized Boolean expressions for a BCD-to-7-segment decoder using Karnaugh maps, with blanked outputs explicitly defined for all non-BCD inputs
- Built a hierarchical design in Quartus Prime, packaging the decoder and an enable control into reusable modules verified through functional simulation
- Implemented an 8-bit binary-to-decimal converter using divider and comparator IP blocks, driving three 7-segment displays with leading-zero suppression on a Cyclone V FPGA

ACTIVITIES

Northeastern Electric Racing **Boston, MA**
Electrical Team Member *Oct 2026 – Present*

- Completing PCB design onboarding in Altium Designer, covering schematic capture, hierarchical sheets, signal harnesses, and power regulation circuits (LDOs, buck converters)

SKILLS

Languages: Python, C++, MATLAB, R
Hardware & Lab: Oscilloscope, function generator, DMM, DC power supply, ADALM 2000 (Scopy), Intel DE1-SoC (Cyclone V FPGA), Arduino
EDA & Simulation: LTspice (DC, transient, FFT), Quartus Prime, Altium Designer
Software & Tools: Git, GoogleTest, CMake, OpenCV, Linux, Windows, AutoCAD, SolidWorks
Concepts: Digital logic design, embedded systems, sensor interfacing, non-inverting op-amp circuits, sampling and aliasing, object-oriented design, design patterns, unit testing