|  |
| --- |
| Toyon Research Corporation |
| Lab 9: QPSK Receiver/Transmitter |
| Chilipepper Tutorial Projects |

|  |
| --- |
| Version 1.0  1/28/2014 |

Table of Contents

[Introduction 3](#_Toc379199420)

[Procedure 3](#_Toc379199421)

[Objectives 3](#_Toc379199422)

[Generate HDL code 4](#_Toc379199423)

[1.1 PCores 4](#_Toc379199424)

[Configure Cores and Export Design 5](#_Toc379199425)

[2.1 Needed IP Cores 5](#_Toc379199427)

[2.2 Configuring the Pcore Ports 6](#_Toc379199428)

[2.3 Configuring the GPIO Ports 6](#_Toc379199429)

[2.4 Configuring the TX Clock Generator IP Core 6](#_Toc379199430)

[2.5 Configuring the RX Clock Generator IP Core 7](#_Toc379199431)

[2.6 Pin Assignments 8](#_Toc379199432)

[2.7 Adding ChipScope Peripheral (optional) 9](#_Toc379199433)

[Create software project 10](#_Toc379199434)

[3.1 Creating a new C Project 10](#_Toc379199436)

[3.2 Programming the Board 11](#_Toc379199437)

[3.3 Debugging with SDK 13](#_Toc379199438)

[Testing and Design Verification 14](#_Toc379199439)

[4.1 Verification with Terminal 14](#_Toc379199440)

[Appendix A UCF file 16](#_Toc379199441)

[Appendix B main.c 18](#_Toc379199442)

Lab 9: QPSK Receiver/Transmitter

# Introduction

This lab will extend the previous labs and allow you to combine your receive core designed in lab 8 with the transmitter designed in lab 3. The focus of this combination will be on sending a message to one FPGA via terminal, sending this message to the Chilipepper for transmission, receiving the transmitted QPSK waveform using a second Chilipepper board, and outputting this message directly to another terminal as done in the previous lab. Both the transmit and receive core created in the previous labs will be used in this lab to create a single EDK project, and therefore prior knowledge of the workings of HDL Coder as well as the Xilinx EDK environment is assumed. It is recommended that you complete the previous labs before completing this lab.

This lab is created using:

* MATLAB 2014a
* Xilinx ISE Design Suite 14.7
* Windows 7, 64-bit

## Procedure

This lab is organized into a series of steps, each including general instructions and supplementary steps, allowing you to take advantage of the lab according to your experience level.

This lab consists of the following basic steps:

* Generate HDL code from MATLAB functions
* Generate an IP core using MATLAB HDL Coder
* Configure your created PCores and export the design into SDK
* Create software to run your design
* Test and verify your results

## Objectives

After completing this lab, you will be able to:

* Send and Receive a QPSK Waveform using the Chilipepper FMC
* Send to and receive from the MicroBlaze Processor Serial Port
* Create a software application to test your design
* Verify your results using a standard terminal and ChipScope

Generate HDL code Step 1

This section will show you how to create your MATLAB function and test bench files which are required to export your design into EDK.

## PCores

This Lab will combine each of the following previously created PCores into the design.

* ADC Driver
* DAC Driver
* DC Offset
* MCU Driver
* QPSK RX Core
* QPSK TX Core
* RX FIFO
* TX FIFO

Since the cores have already been created, we can copy them into our EDK project without having to create any HDL Coder projects.

1. Make a **new EDK project** using the same method used in the previous labs. Be sure that you **import** the correct system configuration file.
2. Once the project is created, copy the previously created cores into your EDK pcores folder. Then simply select project -> **rescan user repositories** to show your newly added user PCores within your EDK project.

Configure Cores and Export Design Step 2

This section will show you how to integrate your PCores into your FPGA design using EDK. There are several components that must be configured for the design of this project. A quick list of the cores needed is given below. Refer to lab 0 sections 4.3 and 5.1 for information on how to add cores to the design.



## 2.1 Needed IP Cores

* ADC Driver
* DAC Driver
* MCU Driver
* MCU UART
* DC Offset
* QPSK RX
* QPSK TX
* RX FIFO
* TX FIFO
* Clock Generator (one for RX and one for TX)
* Several GPIO cores
* Processing System
* AXI Interconnect

In addition, several of these cores will require external ports. Be sure that you have access to modifying the external port settings. Refer to Figure 2-1 Below.




Figure 2‑1: EDK project ports list

## 2.2 Configuring the Pcore Ports

Each of the ports used in this lab can be configured exactly as the previous labs design. Refer to Lab 8 (RX) and lab 3 (TX) for more information on individual port configuration.

## 2.3 Configuring the GPIO Ports

There are several GPIO cores that are used in this lab to help with program verification. The required cores and their configurations are given below.

1. Add a GPIO core for initiating packet transmission via button press. Configure it as Channel 1 only, with a bit width of just 1 bit. Call it axi\_gpio\_button or something similar. Expand the port, right click the GPIO\_IO\_I input pin, and select “Make External”. Configure the others as “no connection”.
2. This lab will have two general purpose LEDs that can be used for program debugging if necessary. Add another GPIO core and configure it as 1 bit for both Channel one and Channel two. Expand the port, right click the GPIO\_IO and GPIO2\_IO pins, and select “Make External”. Configure the others as “no connection”.
3. The last GPIO used for this lab is for changing the mode of the demo from continuous transmit to button transmit to normal operation etc. Configure this core as a single channel with a width of 2 bits. Call it axi\_gpio\_switch or something similar.

Once all of your cores have been added, your design should look similar to Figure 2-1 shown above.

## 2.4 Configuring the TX Clock Generator IP Core

The TX Clock Generator is used in this project to distribute the appropriate clock signals to each of the PCores required for Chilipepper initialization, the TX processing chain, and any external hardware which may require a clock signal. For this project, the TX Clock Generator is sourced from the 40 MHz pll\_clk\_out on the Chilipepper radio board (as described in the **Chilipepper user’s guide**). This signal is then distributed to 6 other devices; 4 PCores (MCU Driver, qpsk\_tx, tx\_fifo, dac\_driver) and the TX\_CLK and RX\_CLK signals. The TX and RX clock signals are used to latch data from the TXD and RXD lines to the DAC and ADC respectively on the radio board. For this lab, the Clock Generator has been named tx\_clock\_generator.

1. **Double click** the Clock Generator PCore and **configure** the settings as follows

* Input Clock Frequency of **40Mhz**
* CLKOUT0 Required Frequency of **20MHz**, 0 Phase, **PLLE0** group and **Buffered True**
* CLKOUT1 Required Frequency of **40MHz**, 0 Phase, **PLLE0** group and **Buffered True**
* CLKOUT2 Required Frequency of **40Mhz**, 180 Phase, **PLLE0** group and **Buffered True**
* CLKOUT3 Required Frequency of **40Mhz**, 0 Phase, **PLLE0** group and **Buffered True**

Now that the settings are configured you should have several clocks in your clock generator list. Notice that the clock generator locked pin is left unconnected within this design.

1. **Connect** the pins according to the following.

* CLKIN External Ports
* CLKOUT0 mcu:: IPCORE\_CLK, qpsk\_tx::IPCORE\_CLK and tx\_fifo::IPCORE\_CLK
* CLKOUT1 dac\_driver::IPCORE\_CLK
* CLKOUT2 External Ports
* CLKOUT2 External Ports
* RST net\_gnd
* LOCKED **No Connection**

## 2.5 Configuring the RX Clock Generator IP Core

In addition to the TX Clock Generator, another clock generator is required for this design. As mentioned in Lab 2 and the Chilipepper User’s Guide, the receiver chain is to be clocked using the RX return clock on the Chilipepper board to ensure data is latched properly from the ADC. In this design, there are four cores which must be clocked using the RX return clock; therefore a new clock generator called rx\_clock\_generator is used to distribute the clock signal.

1. **Double click** the Clock Generator PCore and **configure** the settings as follows

* Input Clock Frequency of **40Mhz**
* CLKOUT0 Required Frequency of **40MHz**, 180 Phase, **PLLE0** group and **Buffered True**
* CLKOUT1 Required Frequency of **20MHz**, 180 Phase, **PLLE0** group and **Buffered True**

Now that the settings are configured you should have several clocks in your clock generator list.

1. **Connect** the pins according to the following.

* CLKIN External Ports
* CLKOUT0 adc\_driver::IPCORE\_CLK
* CLKOUT1 dc\_offset:: IPCORE\_CLK, qpsk\_rx::IPCORE\_CLK and rx\_fifo::IPCORE\_CLK
* RST net\_gnd
* LOCKED **No Connection**

Your Clock Generator ports should look similar to Figure 2-2 below.




Figure 2‑2: Clock Generator port configurations

Be sure your External Port pins, as well as your PCores match the names shown in the figures above.

## 2.6 Pin Assignments

Once the clock generator is configured correctly, the IPCORE\_CLK for the other cores should be set as well. The next step is to setup the **pin assignments** for the external ports.

1. Open the **Project** tab.
2. Double-click on the **UCF File: data\system.ucf** from this panel, to open the constraints file.
3. Fill in the pin out information for your design using Appendix A as a reference.

## 2.7 Adding ChipScope Peripheral (optional)

Given that the output of this design will be sent directly out to a UART port, there is no need for verification using ChipScope. However, the ChipScope output may provide valuable debugging information if the design is not functioning properly. It is therefore recommended that several key components of the design such as the tx and rx FIFO cores be sent to ChipScope for debugging purposes.

1. Select Debug -> **Debug Configuration** from the top menu.
2. Click the **Add ChipScope Peripheral** button on the bottom left hand side of the screen.
3. Select To **monitor arbitrary system level signals** (middle option) from the list.
4. Add some of the outputs of the design to the ChipScope ports. If you add too many ports, your design may not pass timing, so only add the ones which will be most useful for debugging.
5. Click ok to finish configuration of your ChipScope peripheral.

Once completed, you’re ready to generate your bitstream file! Select the Export Design button from the navigator window on the left. Click the Export and Launch SDK button. This process may take awhile.

Create software project Step 3

Once the design is compiled and exported, you’ll be greeted with a screen asking you where you would like to store your software project. It is very helpful to create the SDK folder in the same directory as your MATLAB and EDK folders. Doing this will keep all relevant files in the same location.



## 3.1 Creating a new C Project

This section will show you how to create a C program to test your QPSK RX project.

1. Select **File 🡪 New** 🡪 **Application Project**.
2. Name the project “qpsk\_example” or something similar and leave the other settings at their defaults. Click next.
3. On the next screen, be sure to select **Hello World** from the list of Available Templates.
4. Click **Finish**. You should now see your qpsk\_example project folder, as well as a **board support package** (bsp) folder.
5. If you navigate into the qpsk\_example project folder, and into the src folder, you should see a helloworld.c file. Feel free to rename this file to main.c or something more appropriate.
6. **Double click** the file to open it and **replace** all of its contents with the code in Appendix B.
7. **Download** the **Chilipepper.c** and **Chilipepper.h** files from the GitHub repository[[1]](#footnote-1) if you don’t already have them. Copy them into the source directory with your main.c file.
8. Open the Chilipepper.c file and modify it for this lab. **All** PCores should be defined at the top of the file for this design.

You may be required to add the Math Library to the project to define the pow function used in the Chilipepper.c Library file. If so, follow the optional step 9 listed below.

**Note**

1. (Optional) Click on **Project** 🡪**Properties.** Open the **C/C++ Build** arrow and click the settings option. Under **ARM gcc linker**, click the Libraries folder. Click the button, type the letter **m** into the prompt and select ok. **Apply** and hit ok.



## 3.2 Programming the Board

Once your program is written and compiled you are ready to test the design! This is done by programming the FPGA with your hardware descriptions defined in the bit file generated in EDK, and running your software on top of this design.

1. Connect the Chilipepper to the FPGA board and verify all cables are connected properly and the jumper settings are correct. Verify this by using the *Chilipepper Getting Started Guide[[2]](#footnote-2)* as a reference. Also See Lab 0 for details on Jumper Configuration.
2. Once the FPGA and radio board are connected correctly, turn on the board.
3. Open iMPACT in the ISE Design tools.
4. Select no if Impact asks you to load the last saved project.
5. Select yes to allow iMPACT to automatically create a new project for you. If you receive any connection errors, verify your USB or JTAG programmer cables are connected properly.
6. Select the Automatic option for the JTAG boundary scan setting and click ok.
7. Hit yes to assign configuration files. Bypass the first file selection, but for the second selection, browse to the location of your system.bit file. It should be inside the “Implementation” folder of your EDK project folder.
8. Select ok on the next screen verifying that the board displayed is your Zynq xc7z020 board. It should look similar to Figure 3-2 below.



3‑2: configuration for Zed Board System.bit file

1. Right click on the xc7z020 board icon (should be on the right), select program and hit ok.

If you are running this lab from two separate PCs, you will need to repeat this process for the second board using the Lab 9 system.bit file. Alternatively, you can run Lab 9 directly from the SD card by loading a standard SD card with the Boot.bin file for lab 9, which can be found on the github repo.

**Note**



Figure 3‑3: iMPACT configuration screen

To load Lab 9 via SD card:

1. Place the file on the SD card, and place the card inside the SD slot of the FPGA.
2. Configure the jumpers on the FPGA as shown in Figure 4-3.
3. Turn on the board, and the program should load after about 15 seconds. Check for the blue light, indicated the load was successful.



Figure 4‑3: Jumper configuration needed to load a project via SD card

## 3.3 Debugging with SDK

If the hardware design is correct, you should see a blue light on the ZED Board indicating the program was successful. You can now return to the SDK project screen to test your software.

1. Test it by **right clicking** the qpsk\_rx project folder and selecting **Debug As** 🡪 **Launch on Hardware (GDB)**.
2. You should now be taken to a screen which shows the init\_platform() function as highlighted. You can now start the software program by clicking the **play** button in the top menu.

If the software initialization worked, you should see a green light on the Chilipepper, as well as the Blinking LEDs on the FPGA from the PCore blinky pins.

Testing and Design Verification Step 4

## 4.1 Verification with Terminal

Once you have the lab running successfully on both boards, the next step is to verify functionality by connecting both FPGAs to a terminal to view the received QPSK packets.

1. Connect both FPGAs to the PC using a micro USB cable. The cable should be plugged into the UART port on the FPGA, shown in Figure 4-1 below.




Figure 4‑: Circled in this figure is the UART port of the Xilinx Zed Board FPGA.

1. With the boards powered on, open up two hyper terminal windows usinga program such as Tera Term, and configure them with the following settings

**Baud: 115200; Data: 8 bit; No Parity;1 Stop bit; No Flow Control.**

Notice that the baud rate used is configured in the SetupPeripherals function in our main.c function created earlier. The other settings are all defaults for the XUartPs port.

1. Once the terminals are configured, you should be able to view your sent packets by typing directly into the terminal of the other board. Be sure that both boards have their switches configured for normal operation (mode 0).



1. UCF file

EDK UCF file system.ucf





1. main.c

SDK function main.c





1. Can be found at <https://github.com/Toyon/Chilipepper/tree/QPSK_pcore/ChilipepperSupport/Library%20Files> [↑](#footnote-ref-1)
2. Can be found at <https://github.com/Toyon/Chilipepper/tree/master/QPSK_Radio/DemoFilesAndDocumentation> [↑](#footnote-ref-2)