Figure 4: CPU Scaling & Atomic Contention on Managed State (M5 Gate 1)