Section 7: Page Directories, Caches, and Demand Paging

$\mathrm{CS}\ 162$

$March\ 13,\ 2020$

Contents

1	Vocabulary	2
2	Address Translation	4
3	Caches	6
	3.1 Direct Mapped vs. Fully Associative Cache	. 6
	3.2 Two-way Set Associative Cache	
	3.3 Average Read Time	. 6
	3.4 Average Read Time with TLB	
4	Demand Paging	8
	4.1 Page Replacement Algorithms	. 8
	4.1.1 FIFO	
	4.1.2 LRU	. 8
	4.1.3 MIN	. 8
	4.1.4 FIFO vs. LRU	. 9
	4.2 Cached Paging	. 10

1 Vocabulary

- Address Translation Structures There are two kinds you learned about in lecture: segmentation and page tables. Segments are linearly addressed chunks of memory that typically contain logically-related information, such as program code, data, stack of a single process. They are of the form (s,i) where memory addresses must be within an offset of i from base segment s. A page table is the data structure used by a virtual memory system in a computer operating system to store the mapping between virtual addresses and physical addresses. Virtual addresses are used by the accessing process, while physical addresses are used by the hardware or more specifically to the RAM.
- Cache A repository for copies that can be accessed more quickly than the original. Caches are good when the frequent case is frequent *enough* and the infrequent case is not too expensive. Caching ensures locality in two ways: temporal (time), keeping recently accessed data items 'saved', and spatial (space), since we often bring in contiguous blocks of data to the cache upon a cache miss.
- **AMAT** Average Memory Access Time: a key measure for cache performance. The formula is (Hit Rate x Hit Time) + (Miss Rate x Miss Time) where Hit Rate + Miss Rate = 1.
- Compulsory Miss The miss that occurs on the first reference to a block. This also happens with a 'cold' cache or a process migration. There's essentially nothing that you can do about this type of miss, but over the course of time, compulsory misses become insignificant compared to all the other memory accesses that occur.
- Capacity Miss The miss that occurs when the cache can't contain all the blocks that the program accesses. One solution for capacity misses is increasing the cache size.
- Conflict Miss The miss that occurs when multiple memory locations are mapped to the same cache location (i.e a collision occurs). In order to prevent conflict misses, you should either increase the cache size or increase the associativity of the cache. These technically do not exist in virtual memory, since we use fully-associative caches.
- Coherence Miss Coherence misses are caused by external processors or I/O devices that update
 what's in memory (i.e invalidates the previously cached data).
- Tag Bits used to identify the block should match the block's address. If no candidates match, cache reports a cache miss.
- Index Bits used to find where to look up candidates in the cache. We must make sure the tag matches before reporting a cache hit.
- Offset Bits used for data selection (the byte offset in the block). These are generally the lowest-order bits.
- Direct Mapped Cache For a 2^N byte cache, the uppermost (32 N) bits are the cache tag; the lowest M bits are the byte select (offset) bits where the block size is 2^M . In a direct mapped cache, there is only one entry in the cache that could possibly have a matching block.
- N-way Set Associative Cache N directly mapped caches operate in parallel. The index is used to select a set from the cache, then N tags are checked against the input tag in parallel. Essentially, within each set there are N candidate cache blocks to be checked. The number of sets is X / N where X is the number of blocks held in the cache.

- Fully Associative Cache N-way set associative cache, where N is the number of blocks held in the cache. Any entry can hold any block. An index is no longer needed. We compare cache tags from all cache entries against the input tag in parallel.
- Translation Lookaside Buffer (TLB) A translation lookaside buffer (TLB) is a cache that memory management hardware uses to improve virtual address translation speed. It stores virtual address to physical address mappings, so that the MMU can store recently used address mappings instead of having to retrieve them multiple times through page table accesses.
- Demand Paging The process where the operating system only stores pages that are "in demand" in the main memory and stores the rest in persistent storage (disk). Accesses to pages not currently in memory page fault and the page fault handler will retrieve the request page from disk (paged in). When main memory is full, then as new pages are paged in old pages must be paged out through a process called eviction. Many cache eviction algorithms like least recently used can be applied to demand paging, the main memory is acting as the cache for pages which all start on disk
- Thrashing Phenomenon that occurs when a computer's virtual memory subsystem is constantly paging (exchanging data in memory for data on disk). This can lead to significant application slowdown.

2 Address Translation

Consider a machine with a physical memory of 8 GB, a page size of 8 KB, and a page table ent of 4 bytes. How many levels of page tables would be required to map a 46-bit virtual address s every page table fits into a single page?	
List the fields of a Page Table Entry (PTE) in your scheme.	
Without a cache or TLB, how many memory operations are required to read or write a single word?	32-bit
With a TLB, how many memory operations can this be reduced to? Best-case scenario? Wor scenario?	:st-case

The pagemap is moved to main memory and accessed via a TLB. Each main memory access takes 50 ns and each TLB access takes 10 ns. Each virtual memory access involves:

- mapping VPN to PPN using TLB (10 ns)
- if TLB miss: mapping VPN to PPN using page map in main memory (50 ns)
- accessing main memory at appropriate physical address (50 ns)

Assuming no page faults (i.e. all virtual memory is resident) what TLB hit rate is required for an average virtual memory access time of 61ns.

CS 162 Spring 2020	Section 7: Page Directories, Caches, and Demand Paging
Assuming a TLB hit rate of .50, compare to no TLB?	how does the average virtual memory access time of this scenario

3 Caches

3.1 Direct Mapped vs. Fully Associative Cache

An big of	data startup	has just hired	you to help	design their nev	v memory syste	m for a by	te-addressable
system.	Suppose the	virtual and pl	nysical memo	ory address space	e is 32 bits with	h a 4KB pa	age size.

system. Suppose the virtual and physical memory address space is 32 bits with a 4KB page size. First, you create 1) a direct mapped cache and 2) a fully associative cache of the same size that use an LRU replacement policy. You run a few tests and realize that the fully associative cache performuch worse than the direct mapped cache does. What's a possible access pattern that could cause to happen?	ms
3.2 Two-way Set Associative Cache	
Instead, your boss tells you to build a 8KB 2-way set associative cache with 64 byte cache blocks. How would you split a given virtual address into its tag, index, and offset numbers?	
3.3 Average Read Time	
You finish building the cache, and you want to show your boss that there was a significant improvement in average read time. Suppose your system uses a two level page table to translate virtual addresses, and your system uses	
the cache for the translation tables and data. Each memory access takes 50ns, the cache lookup time 5ns, and your cache hit rate is 90%. What is the average time to read a location from memory?	e is

3.4 Average Read Time with TLB

In addition to the cache, you add a TLB to aid you in memory accesses, with an access time of 10ns. Assuming the TLB hit rate is 95%, what is the average read time for a memory operation? You should use the answer from the previous question for your calculations.

CS 162 Spring 2020	Section 7: Page Directories, Caches, and Demand Paging

4 Demand Paging

4.1 Page Replacement Algorithms

We will use this access pattern for the following section. Assume RAM has space to hold 3 pages maximum.

Page	A 1	ВС	D	A	В	D	С	В	A
------	-----	----	---	---	---	---	---	---	---

4.1.1 FIFO

How many misses will you get with FIFO?

Page	A	В	С	D	A	В	D	С	В	A
1										
2										
3										

4.1.2 LRU

How many misses will you get with LRU?

Page	A	В	С	D	A	В	D	С	В	A
1										
2										
3										

4.1.3 MIN

How many misses will you get with MIN?

Page	A	В	С	D	A	В	D	С	В	A
1										
2										
3										

4.1.4	FIFO vs. LRU
LRU is	an approximation of MIN, which is provably optimal. Why does FIFO still do better in this case

4.2 Cached Paging

Consider a machine with a page size of 1024 bytes. There are 8KB of physical memory and 8KB of virtual memory. The TLB is a fully associative cache with space for 4 entries that is currently empty. Assume that the physical page number is always one more than the virtual page number. This is a sequence of memory address accesses for a program we are writing: 0x294, 0xA76, 0x5A4, 0x923, 0xCFF, 0xA12, 0xF9F, 0x392, 0x341.

Here is the current state of the page table.

Valid Bit	Physical Page Number
0	NULL
1	2
0	NULL
0	4
0	5
1	6
1	7
0	NULL

Explain what happens on a memory access.

How many TLB hits and page faults are there? What are the contents of the cache at the end of the
sequence?