Integrated Register Allocation and Instruction Scheduling with Constraint Programming

Candidate: Roberto Castañeda Lozano

Opponent: Prof. Peter van Beek
Main Supervisor: Prof. Christian Schulte

KTH VETENSKAP OCH KONST


Licentiate seminar, November 27, 2014

Thesis

The integration of register allocation and instruction scheduling using constraint programming is practical and effective for medium-size problems.

- practical: medium-size problems can be solved in seconds
- effective: better code than state-of-the-art heuristics

Approach



Contributions

C1 Survey of combinatorial approaches



Survey on Combinatorial Register Allocation and Instruction Scheduling. R. Castañeda Lozano and C. Schulte. Technical report, 2014

Contributions

- C2 Comprehensive constraint model
- C3 Program transformations for the model
- C4 Solving technique for scalability
- C5 Experimental evaluation



Constraint-based Register Allocation and Instruction Scheduling. R. Castañeda Lozano et al. In CP, 2012



Combinatorial Spill Code Optimization and Ultimate Coalescing. R. Castañeda Lozano et al. In LCTES, 2014

Outline

- 1 Related Work
- 2 Model
- 3 Solver
- 4 Results
- 5 Conclusion

- 1 Related Work
- 2 Model
- 3 Solver
- 4 Results
- 5 Conclusion

Combinatorial Approaches: State of the Art

- Problem scope
 - global: for a entire function
 - local: for a basic block (sequence of instructions)
- Global register allocation; local instruction scheduling
 - practical and effective
- Global instruction scheduling
 - scales up to some hundreds of instructions
- Integrated combinatorial approaches
 - ignore essential register allocation subtasks
 - scale up to only around 100 instructions

Integrated Combinatorial Approaches

approach	GL	register allocation							instr. sched.				max.
		SP	RA	CO	SO	RP	LS	RM	MB	BD	MU	2 D	size
Wilson 1994	✓	✓	√	√	-	-	√	-	-	√	√	-	30
Chang 1997	-	✓	-	-	\checkmark	-	-	-	-	\checkmark	\checkmark	-	~ 10
Gebotys 1997	-	✓	\checkmark	-	\checkmark	-	\checkmark	-	✓	-	\checkmark	-	108
ICG 1999	-	✓	\checkmark	\checkmark	\checkmark	-	\checkmark	-	✓	\checkmark	-	-	23
PROPAN 2000	✓	-	\checkmark	-	-	-	-	-	✓	\checkmark	\checkmark	\checkmark	42
Nagar. 2007	-	✓	\checkmark	-	\checkmark	-	\checkmark	-	-	\checkmark	-	-	?
OPTIMIST 2012	-	✓	-	-	\checkmark	-	\checkmark	-	✓	\checkmark	\checkmark	\checkmark	100
(ours)	√	✓	✓	\checkmark	\checkmark	√	\checkmark	-	✓	\checkmark	\checkmark	\checkmark	605

- Few global approaches
- Insufficient coverage of register allocation subtasks
- Low scalability
- Ours: higher coverage, better scalability

- 1 Related Work
- 2 Model
 - Register Assignment
 - Spilling and Coalescing
 - Global Register Allocation
 - Spill Code Optimization and Ultimate Coalescing
 - Instruction Scheduling
 - Putting It All Together
- 3 Solver
- 4 Results
- 5 Conclusion


Register Assignment

to which register is each temp assigned?

- Only limited number of registers
- Assign multiple temps to same register if possible
- When can two temps use the same register?


Register Assignment: Liveness

- Live range of a temp t: cycles at which t might be needed
 - between definition and last use



Register Assignment

- When can two temps use the same register?
 - if their live ranges do not overlap



- \blacksquare t_3 and t_4 can use the same register
- \blacksquare t_2 and t_3 cannot

Register Assignment as Rectangle Packing


Register Assignment


temp live ranges temp size (bits)

overlapping temps cannot share registers

Rectangle Packing rectangles rectangle width

rectangles cannot overlap






Model based on Pereira and Palsberg, 2008

Register Assignment: Memory and Register Banks

Key idea: memory locations as registers



Different register banks modeled similarly


- 1 Related Work
- 2 Model
 - Register Assignment
 - Spilling and Coalescing
 - Global Register Allocation
 - Spill Code Optimization and Ultimate Coalescing
 - Instruction Scheduling
 - Putting It All Together
- 3 Solver
- 4 Results
- 5 Conclusion

Spilling and Coalescing

- Spilling: saving a temp in memory
 - insert copies to/from memory
- Coalescing: remove register-to-register copy
 - assign copied temps to same register
- Introduce optional copy operations:


$$t_2 \leftarrow \{\bot, \mathtt{store}, \mathtt{move}\} t_1$$

which instruction implements each copy?



- 1 Related Work
- 2 Model
 - Register Assignment
 - Spilling and Coalescing
 - Global Register Allocation
 - Spill Code Optimization and Ultimate Coalescing
 - Instruction Scheduling
 - Putting It All Together
- 3 Solver
- 4 Results
- 5 Conclusion


Global Register Allocation



- Extend the rectangle packing model to entire functions
- Decompose global temps into multiple local temps
 - global temp: live in multiple basic blocks
- Local temps are related globally by a congruence (≡)

Global Register Allocation


- Only relation between basic blocks: congruences
- Congruent temps are assigned to the same register



- 1 Related Work
- 2 Model
 - Register Assignment
 - Spilling and Coalescing
 - Global Register Allocation
 - Spill Code Optimization and Ultimate Coalescing
 - Instruction Scheduling
 - Putting It All Together
- 3 Solver
- 4 Results
- 5 Conclusion


■ Remove unnecessary load copies inserted by spilling

Remove unnecessary load copies inserted by spilling




Before spilling

Remove unnecessary load copies inserted by spilling



Spill everywhere: a load before each use

Remove unnecessary load copies inserted by spilling




■ Spill code optimization: reuse temp t_3 to remove a load

Ultimate Coalescing

- Remove unnecessary move copies
 - even if the respective temp live ranges overlap

Ultimate Coalescing


- Remove unnecessary move copies
 - even if the respective temp live ranges overlap



■ Basic: move's temps (t_1,t_2) overlap, cannot coalesce

Ultimate Coalescing

- Remove unnecessary move copies
 - even if the respective temp live ranges overlap




Ultimate: they hold the same value, can coalesce

Alternative Temporaries

- Let each operation use alternative temps
 - they must hold the same value
- Introduce new dimension of decisions:


which temps are used by each operation?

Alternative Temporaries: Spill Code Optimization




■ Operation k can use (dashed) t_3 or t_4

Alternative Temporaries: Spill Code Optimization




■ If k uses t_3 , t_4 is not used

Alternative Temporaries: Spill Code Optimization




■ If t_4 is not used, its definer load becomes inactive

Alternative Temporaries: Ultimate Coalescing




■ Operation k can use t_1 or t_2

Alternative Temporaries: Ultimate Coalescing



If k uses t_1 , t_2 is not used

Alternative Temporaries: Ultimate Coalescing



■ If t_2 is not used, its definer move becomes inactive


- 1 Related Work
- 2 Model
 - Register Assignment
 - Spilling and Coalescing
 - Global Register Allocation
 - Spill Code Optimization and Ultimate Coalescing
 - Instruction Scheduling
 - Putting It All Together
- 3 Solver
- 4 Results
- 5 Conclusion

Instruction Scheduling

■ No novelty – classic scheduling model:

in which cycle is each operation issued?

- Subject to:
 - precedences
 - resource constraints
 - functional units, buses, issue slots for VLIW processors ...
- Connection to register allocation: live ranges



Local: operations cannot be moved across basic blocks

- 1 Related Work
- 2 Model
 - Register Assignment
 - Spilling and Coalescing
 - Global Register Allocation
 - Spill Code Optimization and Ultimate Coalescing
 - Instruction Scheduling
 - Putting It All Together
- 3 Solver
- 4 Results
- 5 Conclusion

Constraint Model


```
minimize
                                           \sum weight(b) \times cost(b) subject to
                                              I_t \iff \exists p \in P : (use(p) \land y_p = t) \quad \forall t \in T
                                                                           a_{\text{definer}(t)} \iff l_t \quad \forall t \in T
                                                                               a_0 \iff y_p \neq \bot \quad \forall o \in O, \ \forall p \in \text{operands}(o)
                                                                                a_0 \iff i_0 \neq \bot \quad \forall o \in O
                                                                                 r_{V_D} \in \text{class}(i_O, p) \quad \forall o \in O, \ \forall p \in \text{operands}(o)
                 disjoint2(\{\langle r_t, r_t + \text{width}(t) \times I_t, Is_t, Ie_t \rangle : t \in T(b)\}) \forall b \in B
                                                                                                r_{y_p} = \mathbf{r} \quad \forall p \in P : p \triangleright \mathbf{r}
                                                                                             r_{y_0} = r_{y_0} \quad \forall p, q \in P : p \equiv q
                                                                  I_t \implies Is_t = c_{\text{definer}(t)} \quad \forall t \in T
                                                                      I_t \implies Ie_t = \max_{0 \in \text{users}(t)} \forall t \in T
                           a_o \implies c_o \ge c_{\text{definer}(y_0)} + \text{lat}(i_{\text{definer}(y_0)}) \quad \forall o \in O, \ \forall p \in \text{operands}(o) : \text{use}(p)
cumulative(\{\langle c_0, con(i_0, r), dur(i_0, r) \rangle : o \in O(b)\}, cap(r)) \quad \forall b \in B, \forall r \in R
```

- Generic objective function: speed, code size, ...
- Global constraints:
 - rectangle packing, scheduling with resources

- 1 Related Work
- 2 Model
- 3 Solver
- 4 Results
- 5 Conclusion

Decomposition

- Split the problem into simpler subproblems
- Solve each subproblem with a constraint system
- Gives better scalability



Decomposition

- Split the problem into simpler subproblems
- Solve each subproblem with a constraint system
- Gives better scalability

operation cycles? copy instructions? temp connections?

(local problem)


operation cycles? copy instructions? temp connections?

(local problem)


operation cycles? copy instructions? temp connections?

(local problem)


Iterative scheme:



Iterative scheme: I'll try even harder! local transformed problems function global local solver solver local solutions better solution



Iterative scheme:




- 1 Related Work
- 2 Model
- 3 Solver
- 4 Results
- 5 Conclusion

Experiment Setup

- 10 functions from each application in MediaBench
 - medium size: 10 to 1000 instructions
 - sampled by clustering (size, register pressure)
- Selected Hexagon V4 instructions with LLVM 3.3
 - VLIW processor in Qualcomm's Snapdragon platform
- Solver
 - uses Gecode 4.2.1 as the underlying constraint system
 - fixed to 10 iterations (point of convergence)
- LLVM 3.3 as a heuristic code generator


Code Quality Compared to Heuristic Approaches

Estimated speed up over LLVM



- 7% mean improvement
- Provably optimal code (*) for 29% of the functions
- Model limitation: no rematerialization
 - rematerialization: recompute rather than spill


Scalability



Quadratic average complexity up to 1000 instructions

Different Optimization Criteria

Code size improvement over LLVM



- 1% mean improvement
- Low development effort to adapt the solver

- 1 Related Work
- 2 Model
- 3 Solver
- 4 Results
- 5 Conclusion

Future Work

- Model extensions
 - rematerialization, global instruction scheduling
- Solver improvements
 - more constraint programming techniques
 - hybridization of combinatorial optimization techniques
- Instruction selection
- **...**

Conclusion

The integration of register allocation and instruction scheduling using constraint programming is practical and effective for medium-size problems.

- practical: medium-size problems can be solved in seconds
 - up to 1000 instructions
- effective: better code than state-of-the-art heuristics
 - 7% faster for a real-life VLIW processor
- Key: transformations, global constraints, decomposition
- Most suitable when
 - quality is preferred over compilation time
 - embedded systems, library releases
 - generating code for irregular processors