Project 1: Pipelined CPU using Verilog

2017.11.22

Project 1

- 最多三人一組,請在(<u>https://goo.gl/UAaM3v</u>)確認分組,分組有問題的話請寄信給助教
- Deadline:
 - Deadline: 12/11(—) (3 weeks) 11:59 PM
 - Please upload to "ceiba"
- Demo:
 - 另行公佈時段給各組填寫(約在繳交後一週左右)
 - 內容:執行程式給助教檢查,回答數個相關問題
 - 需全員到齊

Require

- Required Instruction Set:
 - and
 - or
 - add
 - sub
 - mul
 - addi
 - lw
 - sw
 - beq
 - _

ор	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	x	x	x
ALUSrc	0	1	1	1	0	x
MemtoReg	0	0	1	x	x	x
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	x	0	1	1	x	x
ALUop <n:0></n:0>	"R-type"	Or	Add	Add	Subtract	xxx


Require

- Register File: 32 Register (Write When clock rising edge)
- Instruction Memory: 1KB
- Data Memory: 32 Bytes
- Data Path & Module Name
- Hazard handling
 - Data hazard
 - Implement the Forwarding Unit to reduce or avoid the stall cycles.
 - The data dependency instruction follow "lw" must stall 1 cycle.
 - No need forwarding to ID stage
 - Control hazard :
 - The instruction follow 'beq' or 'j' instruction may need stall 1 cycle.
 - Pipeline Flush

Data hazard

• 不需要forwarding 到 ID stage!

```
Time (in clock cycles) -
                  CC 1
                            CC 2
                                       CC3
                                                 CC 4
                                                           CC 5
                                                                      CC 6
                                                                                CC 7
                                                                                          CC 8
                                                                                                     CC 9
Value of register $2: 10
                                                          10/-20
                             10
                                        10
                                                  10
                                                                      - 20
                                                                                - 20
                                                                                           -20
                                                                                                     - 20
 Value of EX/MEM: X
                              Х
                                        Х
                                                 -20
                                                             Х
                                                                       Х
                                                                                 Х
                                                                                            Х
                                                                                                      Х
 Value of MEM/WB: X
                                                  Х
                              Х
                                        Х
                                                            -20
                                                                       Х
                                                                                  X
                                                                                            Х
                                                                                                      Х
```



Forwarding Control

Mux control	Source	Explanation
ForwardA = 00	ID/EX	The first ALU operand comes from the register file.
ForwardA = 10	EX/MEM	The first ALU operand is forwarded from the prior ALU result.
ForwardA = 01	MEM/WB	The first ALU operand is forwarded from data memory or an earlier ALU result.
ForwardB = 00	ID/EX	The second ALU operand comes from the register file.
ForwardB = 10	EX/MEM	The second ALU operand is forwarded from the prior ALU result.
ForwardB = 01	MEM/WB	The second ALU operand is forwarded from data memory or an earlier ALU result.

1. EX hazard

2. MEM hazard

if (MEM/WB.RegWrite if (EX/MEM.RegWrite and (MEM/WB.RegisterRd \neq 0) and (EX/MEM.RegisterRd \neq 0) and (EX/MEM.RegisterRd=ID/EX.RegisterRs)) and (Ex/MEM.RegisterRd ≠ ID/Ex.RegisterRs) ForwardA = 10

and (MEM/WB.RegRd=ID/Ex.RegisterRs)) ForwardA = 01

if (MEM/WB.RegWrite if (EX/MEM.RegWrite and (MEM/WB.RegRd \neq 0) and (EX/MEM.RegisterRd \neq 0)

and (EX/MEM.RegisterRd=ID/Ex.RegisterRt)) and (Ex/MEM.RegisterRd ≠ ID/Ex.RegisterRt)

and (MEM/WB.RegRd=ID/Ex.RegisterRt)) ForwardB = 01 ForwardB = 10


Stall & Flush

- In testbench.v
- Can be changed depends on your own design.

Require (cont.)

- (80%) Source code (put all .v file into "code" directory)
 - CPU module
 - Basic (40%)
 - Data forwarding (20%)
 - Data hazard (lw stall) (10%)
 - Control hazard (flush) (10%)
 - TestBench (may need to modified)
 - Initialize storage units
 - Load instruction.txt into instruction memory
 - Create clock signal
 - Output cycle count in each cycle
 - Output Register File & Data Memory in each cycle
 - Print result to output.txt
 - TestData
 - Fibonacci
- (20%) Report (project1_teamXX.pdf)
 - Members & Team Work
 - 須註明組員工作分配比例
 - How do you implement this Pipelined CPU.
 - Explain the implementation of each module.
 - Problems and solution of this project.
- Put all files and directory into project1_teamXX_VO

Output Example



Data Memory: 0x1c =

Data Path & Module

