SMT Translation

Robert Smith

August 26, 2020

Contents

1	Intr	roduction	2
2	\mathbf{Pre}	liminaries	2
	2.1	Timed Automata	2
	2.2	Bounded Satisfiability Checking	5
	2.3	Constraint LTL Over Clocks	6
	2.4	TACK CLTLoc Translation	7
	2.5	Bit-Vector Logic	8
	2.6	AE2SBVZOT	9
3	TA	Encoding	10
	3.1	Transitions	11
	3.2	States	13
	3.3	Variables	13
	3.4	Clocks	14
	3.5	Complete Encoding	15

4	Con	straints	15							
	4.1	Initialization & Progression	15							
	4.2	Transitions	17							
	4.3	Sync	20							
	4.4	Loop Constraints	21							
5	Equ	ivalence	23							
6	6 Evaluation									
	6.1	Fischer Mutual Exclusion Protocol	24							
	6.2	CSMA/CD	25							
	6.3	Token Ring	25							
7	Con	clusion	25							

1 Introduction

2 Preliminaries

2.1 Timed Automata

Timed Automata are a useful model for many interactions that require precise timing mechanisms. Each Timed Automaton has a set of states, one of which is active at any given moment, much like a Finite State Machine. Also like a FSM, a Timed Automaton has a set of transitions that allow it to move between different states. However these transitions come with powerful timing properties that allow for finer control over the progression of the automata. Included with our automata is a network of clocks and integer variables. Clocks progress as time passes, and can be used alongside variables as prerequisites for taking transitions and remaining in states. Transitions can also reset these clocks (and assign new values to variables), allowing for communication and shared

state between different Timed Automata. For explicit synchronization, we may define a set of synchronization primitives that can be used to coordinate transitions between different automata. Finally, states can be labeled with atomic propositions, to aid in defining model properties that we will then verify over the network. To help concretize this concept, we will introduce a simple Timed Automaton, which will be used throughout this paper to help visualize important concepts.




Figure 1: A basic Timed Automaton

As we can see in figure 1, Timed Automata have many similarities with Finite State Machines and other automata. The example TA consists of a finite set of states $Q = \{q_1, q_2, q_3\}$, and a finite set of transitions $T = \{t_1, t_2, t_3, t_4, t_5\}$. Like a finite state machine, at a given moment in time there is one state that is "active". The TA can take transitions that may change its state, with the condition that the source of the transition must be the currently active state. As an example, if the current active state is q_3 , then either t_4 or t_5 can be taken. As seen with transition t_5 , the source and destination state of a transition need not be distinct states.

In addition to states and transitions, TA are enriched with clocks and bounded integer variables. Clocks are variables over $\mathbb{R}_{\geq 0}$ that increment with the passage of time. Their ability to continuously change value is fundamental to the ability of timed automata to model time-sentisive and real-time systems. Meanwhile the bounded integer variables do not change value on their own, and have to be explicitly modified by the TA.

We can now show how these values are used and manipulated by a timed automaton. Figure 2 shows the same example TA modified with transition guards, transition




Figure 2: A Timed Automaton with clock x and variable n.

assignments, and state invariants. Transition guards are conditions over either clocks or variables that prevent the associated transition from being taken when they do not evaluate to true. As an example, transition t_4 can only be taken when the value of clock x is greater than 5. Assignments on the other hand modify the value of a clock or variable after the transition has been taken. For example, it is perfectly valid for transition t_5 to be taken with x = 3, n = 3, even though the assignment n = n + 1 increments the value of n to 4, which is larger than the value accepted by the transition guard n < 4. Variables can be assigned to any value, while clocks can only be reset to 0. The third feature to mention are the state invariants. In our example there is only one, x < 2 which is associated with state q_2 . When a state is active, its invariant (if any) is required to be true. The invariant attached to q_2 requires the TA to 'leave' state q_2 before clock x reaches a value of 2.

In addition to clocks and variables, TA also offer a powerful synchronization mechanism for different automata in the same network to coordinate. Any transition may contain a synchronization event of the form $\{channel \times action\}$, where channel can be any symbol and $action \in \{!, ?, \#, @\}$. The full semantics of these synchronization events will be discussed later, but as an example a transition with the event α ! may only be taken iff at the same moment another timed automaton executes a transition with the event α ?. These allow us to coordinate the execution of multiple transitions in different timed automata.

With the basic concepts introduced, we will formally define the Timed Automata discussed in this paper. Let AP be a set of atomic propositions, and let Act be a set of

synchronization events of the form $Act \subset \{channel \times action\}$, where channel is a set of symbols and $action \in \{!,?,\#,@\}$. In addition we define a null event τ . Act_{τ} is the set $Act \cup \{\tau\}$. Let X be a finite set of clocks, and Int a finite set of integer-valued variables. $\Gamma(X)$ is the set of clock constraints, where a clock constraint γ is a relation $x \sim c |\neg \gamma| \gamma \wedge \gamma$, where $x \in X$, $\sim \in \{<,=\}$, and $c \in \mathbb{N}$. Assign(X) is the set of clock assignments, where each assignment has the form x=0, where $x \in X$. Assign(Int) is a set of variable assignments of the form y := exp, where $exp := exp + exp | exp - exp | exp \times exp | exp \div exp |$ $n \mid c, n \in Int$ and $c \in \mathbb{Z}$. $\Gamma(Int)$ is the set of integer variable constraints, where a variable constraint γ is defined as $\gamma := n \sim c |n \sim n'| \neg \gamma |\gamma \wedge \gamma$, where n and n' are integer variables, $c \in \mathbb{Z}$, and $\sim \in \{<,=\}$. A Timed Automaton with variables is defined as the tuple $\mathcal{A} = \langle AP, X, Act_{\tau}, Int, Q, q^0, v_{var}^0, Inv, L, T \rangle$. In this tuple Q is the finite set of states of the timed automaton, $q^0 \in Q$ is the initial state of the TA, $v_{var}^0: Int \to \mathbb{Z}$ is a function providing initial values for each of the variables, and $Inv: Q \to \Gamma(X)$ is a function assigning each state to a (possibly empty) set of clock constraints. The labeling function $L: Q \to \mathcal{P}(AP)$ assigns each state to a subset of the atomic propositions. Each transition $t \in T$ has the form $t = \langle Q \times Q \times Act_{\tau} \times \Gamma(X) \times \Gamma(Int) \times \mathcal{P}(Assign(X)) \times \mathcal{P}(Assign(Int)) \rangle$, consisting of a source and destination state, an action, a set of clock and variable guards, a set of clocks to be reset when the transition fires, and a set of variables to assign values to. To refer to the components of a transition we will use t_{-} and t_{+} to refer to the source and destination states respectively, as well as $t_{\epsilon}, t_{\gamma_c}, t_{\gamma_v}, t_{a_c}, t_{a_v}$ to refer to the event, clock constraints, variable constraints, clock assignments, and variable assignments respectively.

A network of Timed Automata is a finite list of timed automata $\mathcal{A} = [\mathcal{A}_1, \mathcal{A}_2, \dots \mathcal{A}_N]$. Timed Automata in the same network can refer to common clocks, variables, and synchronization channels to coordinate their actions. To simplify the notation we will use the symbols T, X, Int, and Act/Act_{τ} to refer to the union of the respective sets of each individual timed automaton in the network. When necessary to refer to the properties of one timed automaton in particular, we will append a numerical subscript to the set in question, for example X_i to refer to the clocks used by the specific timed automaton $\mathcal{A}_i \in \mathcal{A}$.

2.2 Bounded Satisfiability Checking

When using Timed Automata to model real-time systems, a common desire is to verify that every valid trace of the system obeys a given constraint, or property. Problems of feasibility quickly arise however, due to the infinite length of these traces. Bounded Satisfiability Checking is a process in which timed automata traces of infinite length can be efficiently verified against a property. Since TA traces are infinite in length, we restrict ourselves to traces of the form $s_0s_1 \dots s_{l-1}(s_ls_{l+1} \dots s_{k-1}s_k)^{\omega}$. These lasso-shaped traces consist of an initial sequence of states up until s_{l-1} , followed by a loop that can be repeated an infinite amount of times to form the full trace. Since the beginning of the loop is allowed to occur anywhere within the sequence, the only variable is the number of distinct states k. Bounded Satisfiability Checking refers to checking if a given property is satisfied over lasso-shaped traces of up to length k. The TA system along with the desired property are converted into a format suitable for parsing by a SAT or SMT solver. Then the solver is tasked with finding a counterexample to the property. If a counterexample is able to be found, then there exists at least one trace that does not satisfy the provided property. Otherwise, the property is said to have been verified over the TA network up to the bound k, as the solver has shown that no lasso-shaped traces of length k exist that contradict the property.

2.3 Constraint LTL Over Clocks

CLTLoc is a temporal logic that allows for the construction of formulas defined over atomic propositions, clocks, and arithmetic variables. A clock is a variable over $\mathbb{R}_{\geq 0}$ whose value changes between LTL positions to model the passage of time. Like clocks in timed automata, clocks can be reset back to zero.

A formula in CLTLoc consists of atomic propositions, clock formulas, and formulas over integer variables, which are combined using the standard LTL operators of \mathcal{X} (next) and \mathcal{U} (until), as well as the derived operators \mathcal{G} (globally), \mathcal{F} (future), and \mathcal{R} (release). A clock formula compares the value of the clock to a given natural number, for instance x > 7. A variable formula, on the other hand, can compare not only individual variables but also arithmetic combinations of variables. An example would be the expression b + c = 7; $b, c \in Int$.

Let X be a finite set of clocks and Int be a finite set of integer variables. CLTLoc formulas are defined as follows:

$$\phi := a \mid x \sim c \mid \exp \sim \exp |\mathcal{X}(n) \sim \exp |\phi \wedge \phi| \neg \phi \mid \mathcal{X}\phi \mid \phi \mathcal{U}\phi$$

Where $a \in AP$, $x \in X$, $c \in \mathbb{N}$, $n \in Int$, and exp are arithmetic formulas over integer variables. As mentioned before, clocks are special dense variables over $\mathbb{R}_{\geq 0}$ that 'progress'

between different LTL positions. To be more specific, each clock must either increment between two adjacent time positions, or it must be reset. To maintain a consistent view of time, we introduce $\delta: \mathbb{N} \to \mathbb{R}_{>0}$, which measures the amount of time that elapses between two adjacent time positions. For a given clock 'valuation' $\sigma: \mathbb{N} \times X \to \mathbb{R}_{\geq 0}$, each clock $x \in X$ must either obey the equivalence $\sigma(i, x) + \delta(i) = \sigma(i + 1, x)$, or is reset, i.e. $\sigma(i + 1, x) = 0$. This ensures that all clocks progress at the same rate, and we can use $\delta(t)$ to calculate the amount of time elapsed between any two positions.

2.4 TACK CLTLoc Translation

The TACK[1] tool developed by Menghi et al. converts Bounded Satisfiability Checking problems into the CLTLoc language. TACK uses Metric Interval Temporal Logic to specify the property to be checked for satisfiability, which allows for more compact and powerful specifications of the desired properties to be checked. Once the Timed Automata network and the MITL property have been converted into CLTLoc, TACK then uses the tool Zot to convert this intermediate representation of the problem into the SMT-LIB2 language, which is supported by many modern SMT solvers. Zot was designed with a modular architecture to allow for several different strategies and algorithms that can be used to convert its input. Currently the most successful Zot plugin for CLTLoc Bounded Model Checking is ae2sbvzot. We will provide an overview of both the TACK encoding of Timed Automata in CLTLoc and the ae2sbvzot translation of CLTLoc into BitVector form.

Table 2.4 contains the formulas used to encode the Timed Automata into CLTLoc. To accomplish this encoding, several auxiliary formulas are used. $l[i], i \in [1, N]$ represents the location of the TA i at the current time position. Likewise, $t[i], i \in [1, N]$ represents the currently active transition for TA i at the current time position. Because not every TA will transition at each time position, we introduce a null transition symbol \sharp . Therefore the function t[i] may return either a transition or the symbol \sharp . If transition t is active in a given position i, then the TA is in state t_- at position i and state t_+ at position i+1.

The first formula constrains each TA to be in the initial state at time 0. For each Timed Automaton, the states are represented as natural numbers, with the initial state as 0. The second formula initializes each variable $n \in Int$ to its initial value, and the third ensures that the invariants of each initial state hold in the initial position.

Table 1: TACK Encoding of an Automaton in CLTLoc

Table 1: TACK Encoding of an Automaton in CLTLoc
$$\varphi_{1} := \bigwedge_{i \in [1,N]} (l[i] = 0) \qquad \varphi_{2} := \bigwedge_{n \in Int} n = v_{var}^{0}(n) \qquad \varphi_{3} := \bigwedge_{i \in [1,N]} Inv(l[i])$$

$$\varphi_{4} := \bigwedge_{x \in X} (x_{0} = 0 \land x_{1} > 0 \land x_{v} = 0) \qquad \varphi_{5}(j) := \bigwedge_{x \in X} (x_{j} = 0) \rightarrow \mathcal{X} \left((x_{(j+1) \mod 2} = 0) \mathcal{R} \left((x_{v} = j) \land (x_{j} > 0) \right) \right)$$

$$\varphi_{6} := \bigwedge_{i \in [1,N]} \left(\left(l[i] = q \land t[i] = \sharp \right) \rightarrow \mathcal{X} \left(Inv(q) \land r_{1}(Inv(q)) \right) \right)$$

$$\varphi_{7} := \bigwedge_{i \in [1,N]} t[i] = t \rightarrow \left(l[i] = t_{-} \land \mathcal{X}(l[i] = t_{+}) \land \varphi_{\gamma_{c}} \land \varphi_{\gamma_{v}} \land \varphi_{\alpha_{c}} \land \varphi_{\alpha_{v}} \land \varphi_{edge}(t_{-},t_{+},i) \right)$$

$$\varphi_{2} := \bigwedge_{i \in [1,N]} t[i] = t \rightarrow \left(\left((l[i] = q) \land \mathcal{X}(l[i] = q') \right) \rightarrow \bigvee_{t \in T_{i} \mid t_{-} = q, t_{+} = q'} (t[i] = t) \right)$$

$$\varphi_{9} := \bigwedge_{x \in X} \left(\mathcal{X}(x_{0} = 0 \lor x_{1} = 0) \rightarrow \bigvee_{t \in T_{i} \mid x \in t_{a_{c}}} t[i] = t \right)$$

$$\varphi_{10} := \bigwedge_{n \in Int} \left((\neg (n = \mathcal{X}(n))) \rightarrow \bigvee_{t \in T_{i} \mid x \in t_{a_{c}}} t[i] = t \right)$$

2.5Bit-Vector Logic

A BitVector is an array of binary values, or bits. BitVectors are interpreted using two's complement arithmetic to produce integer values, and their length can be any positive integer (\mathbb{Z}^+). We use the notation $\overleftarrow{x}_{[n]}$ to represent a BitVector x of length n, but this can be simplified to $\frac{1}{x}$ if the length is clear. Bits are numbered from right to left, with the rightmost, least significant bit labeled as 0, and the leftmost, most significant bit labeled as n-1. As an example, the constant vector -4 of length 5 would be written as $-4_{[5]}$, which would expand to 11100. We can also reference individual bits in the vector using the notation $\overleftarrow{x}_{[n]}^{[i]}$ to extract the *i*th bit from the BitVector x. It is also possible to extract a sub-vector with the notation $\overleftarrow{x}_{[n]}^{[j:i]}$, where $n > j \geq i \geq 0$. This extracts a vector of length j-i+1 whose rightmost bit corresponds to the ith bit of x and whose leftmost bit corresponds to the jth. Similarly, concatenation operates on two Bit Vectors by combining their bit arrays. $\overleftarrow{x}_{[n]}$:: $\overleftarrow{y}_{[m]}$ returns a new Bit Vector $\overleftarrow{z}_{[n+m]}$ where $\overleftarrow{z}^{[m-1:0]} = \overleftarrow{y}$, and $\overleftarrow{z}^{[m+n-1:m]} = \overleftarrow{x}$.

The usual arithmetic operations of addition (+) and subtraction (-) are defined over two BitVectors of the same length. BitVectors also support the bit-wise operators not (!), disjuction (|), conjunction (&), equivalence (\iff), and implication (\Rightarrow). These binary operators return a new BitVector where each bit i is the result of applying the logical

Table 2: An example ae2sbvzot trace showing loop variables.

BitVector	4	3	2	1	0
foo	1	0	1	1	0
$\frac{7}{\neg foo}$	0	1	0	0	1
$\overleftarrow{\mathcal{X}foo}$	0	1	0	1	1
\overrightarrow{lpos}	0	0	0	1	0
\overleftarrow{inloop}	1	1	1	0	0

operator to the *i*th bit of each of the input vectors, following the usual convention where 1 is true and 0 is false. For example, the expression $(1100 \Rightarrow 1010)$ would evaluate to 1101, since $a \to b$ is equivalent to $a \lor \neg b$.

2.6 AE2SBVZOT

The final program to mention is ae2sbvzot, which is a BitVector-based plugin for Zot. It accepts CLTL formulas and converts them to BitVector logic, which it then sends to Microsoft's Z3 to solve.

To model the lasso shape of runs, ae2sbvzot adds an additional position to the BitVector that represents the 'loopback' position, or the first position of the next iteration of the loop. This position becomes the left-most, most significant bit of the vector. To separate the lasso from the initial portion of the trace, ae2sbvzot defines two special BitVectors, \overline{lpos} and \overline{inloop} . In table 2 we can see an example formula, foo, along with the corresponding vectors \overline{lpos} and \overline{inloop} . We can see that \overline{lpos} has a value of 2, meaning that bit 2 is the first position in the loop. Looking at the table we can see that the columns for bits 2 and 4 are in bold, to represent that 4, being the 'loopback' position, is a copy of position 2, and therefore all formulas have identical values in these positions. Meanwhile \overline{inloop} highlights that bits 0 and 1 are **not** in the loop portion of the trace, while the rest of the positions are. The infinite trace therefore would begin in position 0, move to position 1, and then repeat the infinite sequence of positions [232323...].

Given a formula with a bound of k, ae2sbvzot constructs a BitVector for the formula and for each subformula with a length of k+2. It adds an extra position both at the beginning (bit 0) to represent the initial configuration of the system, as well as at the end (bit k+1) to represent the loopback position as discussed. Each formula is then represented as a formula over its component subformulas based on the rules in table 3. The first three formulas show the encoding of logical operators \neg , \land , and \lor . The rest

of the table shows the encoding of the temporal operators. Extra care is taken in the definition of \mathcal{U} to ensure that the properties of the lasso are taken into account.

3 TA Encoding

The previous work in this field has relied on first translating the TA network and property to be verified into the intermediate CLTLoc representation, to be later translated into BitVector logic and solved. Presented here is a novel method in which the Timed Automata network is directly encoded into BitVector logic. This direct translation allows us to make several optimizations not possible in CLTLoc. As before, the MITL property will continue to be converted first into CLTLoc before being transformed into BitVector logic by ae2sbvzot. We use a consistent naming convention for the atomic propositions to ensure that the two BitVector encodings can be safely combined to produce the final SMT output.

Before discussing the encoding, a few differences between the representations must be addressed. First and foremost, for reasons to be discussed we wish to represent the *null transition* (when a TA does not transition between time positions) not as the separate entity \sharp , but rather as a set of transitions that obey the same rules as the discrete transitions. We explicitly add a null transition for each state $q \in Q$ to the set of transitions.

$$\bigvee_{i \in [1,N]} \bigvee_{q \in Q_i} t_{null_q} := \langle q, q, \tau, \varnothing, \varnothing, \varnothing, \varnothing \rangle$$

These null transitions have the same source and destination state, and no constraints or assignments. We can now refer to the set of all transitions as \mathcal{T} , defined as \mathcal{T}_{ij} =

Transition Bit	BitVector
0	$\overleftarrow{tb_{i,0}}_{[k+2]}$
1	
: :	:
$(\lceil \log_2 \mathcal{T}_i \rceil - 1)$	$\overleftarrow{tb_{i,(\lceil \log_2 \mathcal{T}_i \rceil - 1)[k+2]}}$

Table 4: Construction of the Transition BitVectors for $A_i \in A$

 $T_i \cup \{\bigcup_{q \in Q_i} t_{null_q}\}$ for each TA A_i . As before \mathcal{T} is the union of the \mathcal{T}_i sets.

Using BitVector logic, we have the ability to group logically connected propositions into a Vector, granting significant speedups on operations performed over every element of the vector. We wish to use this property to group together logically connected constraints of the encoding. One common source of constraint duplication is the transition constraints. These constraints enforce the semantics of Timed Automaton transitions, requiring that, for example all guards and assignment statements have been fulfilled. These constraints must be upheld at every transition in the trace, which can be dozens of discrete transitions long. This motivates us to use the BitVectors to represent a piece of information changing over time, i.e. representing its value at different time positions in the trace.

3.1 Transitions

When encoding the constraints of the system, it is convenient to write that a constraint will hold over every discrete time position in the trace. As an example, consider a transition with a variable assignment $n = 5, n \in Int$. When formalizing the constraints, it would be simpler to have a formula of the type $transition_{[k+2]} \Rightarrow assignment_{[k+2]}$ that we can assert over every time position at once. In this model we are using BitVectors of length k+2 where each position in the BitVector represents the formula at a different moment in time. This allows us to use the BitVector implication operator to assert that the transition BitVector implies a given constraint at every time position. At a given time position i, if the corresponding bit in the transition BitVector is set to 1, then the same bit in the variable BitVector would be required to be set to 1 as well. Otherwise the SMT solver would dismiss the trace as invalid.

This encoding, while convenient, is not very efficient. Using one BitVector per each transition yields a space complexity of $O(|\mathcal{T}|k)$. Since only one transition is active at a time, it is more compact to store the currently active transition as a binary number over

Transition	Alias
$\mathcal{T}_i[0]$	$!\overleftarrow{tb_{i,\lceil\log_2\mathcal{T}_i\rceil-1}}\& !\overleftarrow{tb_{i,\lceil\log_2\mathcal{T}_i\rceil-2}}\&\dots\& !\overleftarrow{tb_{i,1}}\& !\overleftarrow{tb_{i,0}}$
$\mathcal{T}_i[1] \ \mathcal{T}_i[2]$	$ \begin{array}{c} !\dot{t}b_{i,\lceil\log_{2}\mathcal{T}_{i}\rceil-1}\& \ !\dot{t}b_{i,\lceil\log_{2}\mathcal{T}_{i}\rceil-2}\& \dots \& \ !\dot{t}b_{i,1} \& \dot{t}b_{i,0} \\ !\dot{t}b_{i,\lceil\log_{2}\mathcal{T}_{i}\rceil-1}\& \ !\dot{t}b_{i,\lceil\log_{2}\mathcal{T}_{i}\rceil-2}\& \dots \& \ \dot{t}b_{i,1}\& \ !\dot{t}b_{i,0} \end{array} $
$\vdots \ \mathcal{T}_i[\mathcal{T}_i]$	$ \begin{array}{c} \vdots \\ t\overline{b_{i,\lceil \log_2 \tau_i \rceil - 1}} \& (\sim \overleftarrow{tb_{i,\lceil \log_2 \tau_i \rceil - 2}}) \& \dots \& (\sim \overleftarrow{tb_{i,1}}) \& (\sim \overleftarrow{tb_{i,0}}) \end{array} $

Table 5: Construction of the Transition Aliases

 $\lceil \log_2 |\mathcal{T}| \rceil$ bits. Therefore we will create $\lceil \log_2 |\mathcal{T}| \rceil$ BitVectors of length k+2 to represent the active transition of the TA over time. In order to be able to conveniently refer to individual elements of the set, we will define aliases which refer to unique combinations of the BitVectors. This will give us the convenience of the individually-named BitVectors while retaining the efficiency of the compact approach. This method will be formalized below for the encoding of the states, transitions, and variables of the Timed Automata.

For a model with a time bound of k, and a timed automaton with n distinct transitions, we represent the active transition of the automaton at different time positions as follows:

After defining the BitVectors to store the bits of the active transition, we define aliases for the $|\mathcal{T}_i|$ transitions as shown in table 5. Transition 0 is simply defined as the bit-wise 'and' of the negations of each of the tb BitVectors. Transition 1 differs in that the last BitVector is not negated. This corresponds to the BitVector representation of the number 1, which is 00...001. When viewed in the table, the pattern becomes more clear. Each transition is encoded as a unique combination of the tb vectors. Because the exact value of $|\mathcal{T}_i|$ is variable, for the last transition in the table we use the symbol \sim to signal that whether or not the BitVector is negated depends on the exact value of $|\mathcal{T}_i|$. The key point is that each alias $trans_t$ represents when transition t is active - a bit at position t is set to 1 iff the transition occurs between positions t and t-1.

For clarity, let us consider an example TA with $\lceil \log_2 |\mathcal{T}| \rceil = 5$ and a transition $t \in \mathcal{T}$ with $\mathcal{T}_i[5] = t$. The base two representation of 5 is 00101, and therefore $\overline{trans}_{[k+2]}$ is equivalent to $(\neg tb_5 \& \neg tb_4 \& tb_3 \& \neg tb_2 \& tb_1)$.

Another consideration we must make is the concept of a transition edge. From the TACK paper, at the instant of transition the Timed Automaton is said to be in exactly one of the two possible states $(t_- \text{ or } t_+)$. If the TA remains in the source state, the transition is said to be "right-closed" or equivalently "left-open", because the interval of time that the TA spends in t_- ends in a closed interval, while the inteval of time that the TA spends in t_+ begins in an open interval. Conversely if the TA is located in the

destination state at the moment of transition, we say that it is "left-closed", which also implies that it is right-open. While this may seem like an unnecessary distinction, it has real consequences for how we evaluate our networks. For example consider the case where the destination state t_+ has the invariant x > 5, but at the instant of transition, clock x is exactly equal to 5. Now the distinction between "right-closed" and "left-closed" has a real consequence! Only a right-closed transition is valid, since a left-closed transition would place the TA in state t_+ at the instant of transition, violating the invariant.

We therefore add an additional term $\overrightarrow{edge_i^{RC}}_{[k+2]}$, $i \in [1, N]$ for each Timed Automaton in the network. When a bit is set to 1, it signifies that the active transition for the Timed Automaton at that time position is right-closed, and conversely a value of 0 means that it is left-closed. Although not every transition will be impacted by this term (for instance, the null transitions have no invariants that can be affected), it is a necessity for the correctness of our system.

3.2 States

For each TA $A_i \in A$, we need a way to represent the currently active state of the timed automaton. Like with the transition encoding, we wish to minimize the number of BitVectors that the SMT solver must compute. Since we have already encoded the active transition into BitVector form, we can exploit the fact that given the active transition t, the active state of the TA is simply the source state of the transition, or t_- . Therefore all that is needed is to define a set of aliases that exploit this equivalence. To this end we define each state as the bit-wise disjunction of all the transitions whose source is that state.

$$\bigvee_{q \in Q} state_q := |\underset{t \in \mathcal{T}|_{t_- = q}}{trans_t}$$

3.3 Variables

Bounded integer variables are treated slightly differently, because unlike states and transitions, the possible values of a bounded integer variable are not unrelated objects in a set, but integers that must respect the operations of addition and subtraction. For each variable $n \in Int$ we still construct a bit representation $vb_{n,j[k+2]}$, where each BitVector has length k+2. However the difference is that the values are encoded in two comple-

Terms						
Transitions	$\bigvee_{i \in [1,N]} \bigvee_{j \in [0, \mathcal{T}_i -1]}$	$\overleftarrow{tb_{i,j}}_{[k+2]}$				
Variables	$\forall \forall \forall n \in Int \ j \in [0, \lambda(n) - 1]$	$\overleftarrow{vb_{n,j}}_{[k+2]}$				
Clocks	$\bigvee_{x \in X}$	$x: [0, k+1] \to \mathbb{R}_{\geq 0}$				
δ	w CA	$\delta: [0, k+1] \to \mathbb{R}_{>0}$				
Edges	$\forall \\ i{\in}[1,N]$	$ \underbrace{\delta : [0, k+1]}_{edge_i^{RC}[k+2]} \to \mathbb{R}_{>0} $				
Loop	-[/]	$\overleftarrow{0}_{[k+2]} < \overleftarrow{loop}_{[k+2]} < \overleftarrow{k}_{[k+2]}$				
		Aliases				
Transitions	$\bigvee_{i \in [1,N]} \bigvee_{t \in [1,\mathcal{T}_i]}$	$\overline{trans_t} = \underset{j \in [0, \lceil \log_2 \mathcal{T}_i \rceil - 1]}{\&}!^{(t \setminus 2^j) mod \ 2} \ (!(\overleftarrow{tb_{i,j}}))$				
States	$\bigvee_{i \in [1,N]} \bigvee_{q \in Q_i}$	$\overline{state}_q = \underbrace{trans}_t $				
Variables	$\forall \forall \forall n \in Int \ l \in [0, k+1]$	$\overrightarrow{var_n(l)} = : \overrightarrow{vb_{n,j}}^{[l]}$				
inloop	$\bigvee_{l \in [0,k+1]}$	$\left(\overleftarrow{inloop}_{[k+2]}^{[l]} = \overleftarrow{1}_{[1]}\right) \leftrightarrow \left(\overleftarrow{loop} \le \overleftarrow{l}\right)$				

Table 6: Terms and Aliases used in BV encoding of TA

ment notation, and the number of BitVectors is chosen so that the vectors are capable of representing the entire range of values for the given bounded integer variable. We will define $\lambda(n)$ as the number of bits needed for each variable n.

However sometimes it is more convenient to refer to the complete value of a variable at a particular time position, rather than a particular bit of the variable over every time position. We make use of the 'extract' and 'concat' operators to define a second set of BitVectors that are defined over the first set. $var_n(l)_{[\lambda(n)]}$, $0 \le j \le k+1$ is a vector of $\lambda(n)$ bits that represents the value of variable n at time position j.

3.4 Clocks

Each clock $x \in \mathcal{X}$ is defined as a function x that takes an integer argument and returns a real number, where the argument represents the time position and the return value is the value of the clock at that position.

3.5 Complete Encoding

Now that each piece of the timed automaton has been discussed, we can present all of the terms used in the encoding of the TA network. A valid trace of the network consists of assigning values to the following terms in table 6. As we can see, the terms that our SMT solver will need to assign values to are the compacted transition and variable BitVectors, as well as the real-valued clock functions. In addition we define two special terms, which will be used to help define our constraints. The first, δ , represents the amount of time that passes between two adjacent time positions, and must be a real number greater than 0. The second, the term \widehat{loop} , has a value equal to the index of the first time position in the loop portion of the trace. From these we can represent any valid lasso-shaped trace of the network. In addition, for ease of comprehension we have aliases to more easily refer to the transitions and states individually, and to refer to the value of a variable at a particular time position.

4 Constraints

Of course, in addition to being able to represent all valid lasso-shaped traces, the terms defined can represent many illegal traces as well. Timed Automata in our network cannot simply take any transition as they please, they must obey certain restrictions. These restrictions take the form of clock guards on a transition, a state invariant that prevents a TA from staying in a state indefinitely, clock progression constraints, as well as many others. To ensure that our encoding only allows for valid traces, we will formalize these constraints in BitVector logic for our SMT solver to use when performing the Bounded Model Checking.

4.1 Initialization & Progression

In the definition of a Timed Automaton, we included the initialization terms q^0 and var^0 , and mentioned that all clocks are equal to 0 at the initial instance of the trace. Here we formalize those contraints over the BitVector terms that make up our encoding. Also included are contraints on how these three groups of values (transitions, variables, and clocks) evolve throughout the trace.

Properties $\phi_1 - \phi_3$ The initialization constraints are similar for states, clocks, and

Initialization and Progression Constraints

Initialization and Progression Constraints
$$\phi_{1} := \underset{i \in [1,N]}{\&} \overleftarrow{1}_{[1]} = \overleftarrow{state_{q_{i}^{0}}}^{[0]} \qquad \phi_{2} := \underset{k \in T}{\&} \overleftarrow{v_{var}^{0}(n)} = \overleftarrow{var_{n}(0)} \qquad \phi_{3} := \underset{x \in X}{\bigwedge} x(0) = 0$$

$$\phi_{4} := \bigwedge_{i \in [0,k+1]} \delta(i) > 0 \qquad \phi_{5} := \underset{t \in T}{\&} (\overleftarrow{trans_{t}}^{[k:0]} \Rightarrow \overleftarrow{state_{t+}}^{[k+1:1]}) \qquad \phi_{6} := \{\phi_{wtl} \mid \phi_{stl} \mid \top\}$$

$$\phi_{7} := \bigwedge_{x \in X} \bigwedge_{j \in [0,k]} \left(\underset{t \in \mathcal{R}(x)}{\&} (!\overleftarrow{trans_{t}}^{[k:0]}) \Rightarrow x(j+1) = x(j) + \delta(j) \right)$$

$$\phi_{8} := \underset{n \in Int}{\&} \underset{t \in assign(n)}{\&} (!\overleftarrow{trans_{t}}^{[k:0]}) \Rightarrow \underset{j \in [1,\lambda(n)]}{\&} (\overleftarrow{v_{n}b_{j}}^{[k:0]} = \overleftarrow{v_{n}b_{j}}^{[k+1:1]})$$

$$\phi_{wtl} := \overleftarrow{0}_{[k+2]} \neq \left(\overleftarrow{inloop} \ \& \ (\mid \overleftarrow{trans_{nutl_{q}}}) \right)$$

$$\phi_{stl} := \bigwedge_{i \in [1,N]} \overleftarrow{0}_{[k+2]} \neq \left(\overleftarrow{inloop} \ \& \ (\mid \overleftarrow{trans_{nutl_{q}}}) \right)$$

$$\phi_{Init} := (\phi_{1} \& \phi_{2} \& \phi_{5} \& \phi_{8} = !\overleftarrow{0}_{[k+2]}) \land \phi_{3} \land \phi_{4} \land \phi_{6} \land \phi_{7}$$

bounded variables. For states, we assert that the initial state holds in the first time position by comparing the vector for the initial state $state_{q_i^0}$ to the constant vector $\overleftarrow{1}_{[1]}$ in formula ϕ_1 . This requires the first bit of the state vector to be set to 1, signifying that the state is active in time position 0. Because the state BitVector is an alias, what this constraint is requiring is that the active transition for each TA i in position 0 must have its source state be equal to the initial state for the TA, $t_{-}=q_{i}^{0}$. This transition can be either a discrete transition beginning in q_i^0 or the null transition for state q_i^0 . For variables, we assert that the provided initial starting value, var_n^0 is equal to the value of the variable at time position 0. For clocks, we assert that the clock function at the initial time position is equal to 0 in formula ϕ_3 .

Property ϕ_4 Each time position in the range [0, k+1] represents an instant of time in which timed automaton may perform discrete (non-null) transitions. In between these positions, all timed automata remain stationary, and only the clocks progress. To capture this progression, we use the special clock δ . Formula ϕ_4 captures that δ is defined as a function over integers in the range [0, k+1] that returns positive real numbers. The value of $\delta(i)$ at position i refers to the amount of time between position i and position i+1.

Property ϕ_5 Another aspect of progression is ensuring that the active state of a timed automaton correctly reflects the transitions being taken. To that effect, formula ϕ_5 asserts that when a transition is taken at time position i, the destination state is active at position i+1. Because the state BitVectors are just aliases defined over the transition BitVectors, we do not need to explicitly constrain the TA to be in state t_- at time position i, since this is true by definition.

Property ϕ_6 Unique among the progression contraints is ϕ_6 , which encodes the desired liveness property of the network, discussed in ??. This parameter can be chosen by the user, and has three possible values. ϕ_{stl} encodes Strong Transition Liveness, which states that at every moment in time, each TA will eventually in the future perform a discrete (non-null) transition. Since our traces are lasso-shaped, this is equivalent to requiring that each TA takes a discrete transition somewhere in the loop. Similarly, ϕ_{wtl} encodes Weak Transition Liveness, which states that at every instant of time at least one TA will eventually perform a discrete transition in the future. The key to these encodings is the expression !($\mid trans_{null_q}$), which for a given TA combines each of the null transitions with the bit-wise disjuction operator. This value is then negated, and consequently a bit of this expression is set to 1 iff the TA has a non-null transition active at that position. We can then compute the desired value by using \overline{inloop} . This BitVector has bits which are set to 1 iff the corresponding position is inside the loop portion of the trace. By requiring that a discrete transition occurs during the loop, we ensure that at every instant of the infinite trace, a TA will eventually take a discrete transition. The third liveness option is to have no liveness constraint at all, in which case ϕ_6 trivially evaluates to true (\top) .

Property $\phi_7 - \phi_8$ Formula ϕ_7 connects δ to the other clocks. At each time position i, a clock is either reset by a transition, or its value increments by $\delta(i)$. To do this we define the set \mathcal{R}_x for every clock x, which is defined as the set of all transitions t that reset the value of clock x. When no transition in \mathcal{R}_x is active, the clock must progress according to the value of δ . Similarly for variables, we define the set assign(n) for every variable n containing all transitions that assign a value to the variable. When none of these transitions are active, formula ϕ_8 ensures that the value of n remains unchanged.

4.2 Transitions

As a quick review, transitions consist of a source and destination state, a synchronization action, as well as (possibly empty) sets of clock constraints, variable constraints, clock assignments, and variable assignments. In the earlier chapter on initialization and progression, ϕ_6 was defined to ensure that the source and destination states were implemented correctly - that the destination of one transition is the source of the next.

We will first consider the transition guards. Each transition can have multiple guards, which consist of two types, clock guards and variable guards. Clock guards have the form $x \sim c$, where $x \in X$, $c \in \mathbb{Z}$ and $\sim \in \{<,>,\leq,\geq\}$. Formula ϕ_9 asserts that for every clock guard, its transition being active at time position l implies that at the instance of

Transition Constraints, Assignments, and Invariants

$\phi_9 :=$	$\bigwedge_{t \in T} \bigwedge_{l \in [0,k]} \overleftarrow{trans_t}^{[l]} \to \sigma_{\delta}(l,t_{\gamma_c})$
$\phi_{10} :=$	$\bigwedge_{t \in T} \bigwedge_{l \in [0,k]} \overleftarrow{trans_t}^{[l]} \to \mu(l, t_{\gamma_v})$
$\phi_{11} :=$	$\bigwedge_{t \in T} \bigwedge_{x \in t_{a_c}} \bigwedge_{l \in [0,k]} \overleftarrow{trans_t}^{[l]} \to x(l+1) = 0$
$\phi_{12} :=$	$\bigwedge_{t \in T} \bigwedge_{n, \exp \in t_{a_v}} \bigwedge_{l \in [0, k]} \overleftarrow{trans_t}^{[l]} \to \left(\overleftarrow{var_n(l+1)} = \overleftarrow{\zeta(l, n, \exp)} \right)$
$\phi_{13} :=$	$\bigwedge_{\substack{i \in [1,N] \\ t \in T}} \bigwedge_{\substack{l \in [0,k]}} \overleftarrow{trans_t}^{[l]} \to \left(\sigma_{\delta}(l,Inv(t)) \land \sigma_w(l+1,Inv(t_+)) \land (\overrightarrow{edge_i^{RC}}^{[l]} = \overleftarrow{1}_{[1]}) \right)$
	$\vee \left(\sigma_{w\delta}(l, Inv(t_{-})) \wedge \sigma(l+1, Inv(t_{+})) \wedge (\overrightarrow{edge_{i}^{RC}}[l] = \overleftarrow{0}_{[1]})\right)$
$\sigma(l,\gamma_c) :=$	$x(l) \sim c \mid \sigma(l, \gamma'_c) \wedge \sigma(l, \gamma''_c)$
$\sigma_{\delta}(l,\gamma_c) :=$	$x(l) + \delta(l) \sim c \mid \sigma_{\delta}(l, \gamma'_c) \wedge \sigma_{\delta}(l, \gamma''_c)$
$\sigma_w(l,\gamma_c) :=$	$x(l) \sim_w c \mid \sigma_w(l, \gamma_c') \wedge \sigma_w(l, \gamma_c'')$
$\sigma_{w\delta}(l,\gamma_c) :=$	$x(l) + \delta(l) \sim_w c \mid \sigma_{w\delta}(l, \gamma_c') \wedge \sigma_{w\delta}(l, \gamma_c'')$
$\mu(l,\gamma_v) :=$	$\overrightarrow{var_v(l)}_{[\lambda(v)]} \sim \overleftarrow{c}_{[\lambda(v)]} \mid \overrightarrow{v(l)}_{[\lambda(v)]} \sim \overleftarrow{v'(l)}_{[\lambda(v)]} \mid \neg \mu(l, \gamma'_v) \mid \mu(l, \gamma'_v) \wedge \mu(l, \gamma''_v)$
$\zeta(l, n, \exp) :=$	$\overleftarrow{var_j(l)}_{[\lambda(n)]} \mid \overleftarrow{c}_{[\lambda(n)]} \mid \zeta(l, n, \exp') + \zeta(l, n, \exp'') \mid \zeta(l, n, \exp'') - \zeta(l, n, \exp'')$
$\phi_{trans} :=$	$\phi_9 \wedge \phi_{10} \wedge \phi_{11} \wedge \phi_{12} \wedge \phi_{13}$

transition, the relationship \sim holds between the clock value and the value. Recall that if a transition is active at time position l, the transition occurs in the instant between time position l and time position l+1. Therefore, at the instance of the transition, the clock does not have the value x(l), but rather $x(l)+\delta(l)$, delta being the special clock that defines the amount of time spent in each time position. Note that we cannot simply use x(l+1) as the value of the clock, because it is possible that during the transition between time position l and l+1, the value of the clock may be reset, which would set x(l+1)=0. Our guard only sees the pre-transition value of the clock, and thus we must manually add $\delta(l)$ to the value. ϕ_{10} captures the same semantics for variable guards, asserting that an active transition with a guard implies that the guard is true at that time position. Because variables, unlike clocks, do not progress with time, it is sufficient to simply use the value $var_v(l)$ to determine if the guard is satisfied.

Clock assignments are more straightforward then the clock guards. It is enough to require that if a transition is taken at time position l, then in the following time position the clock is reset to the desired value. Variable assignments however, are more complex. Unlike clock assignments, which reset clocks to a constant number in \mathbb{Z}^+ , variable assignments can access both constant values and the values of other variables, and they may combine them using the operators $\{+,-\}$. To implement this in our bylogic, we first require that if a variable v' appears in the assignment expression of variable v, then the possible values of v' must be a subset of the possible values of v. Recall that $\overline{var_v}(l)$ is a bit vector of $\lambda(v)$ bits that contains the value of v at time position l in two's-complement form. By constraining $\lambda(v') \leq \lambda(v)$, we prevent v' from having a BitVector of greater length than that of v. We can then cast all constants and variables to BitVectors of length $\lambda(v)$, sign-extending shorter values if necessary. This allows us to use the standard BitVector addition and subtraction operators to compute the final value, which is assigned to v at time position l+1.

The last component of a transition to discuss is the state invariant. Although invariants are state-specific, not transition-specific, since states are defined by the active transitions, it is sufficient to ensure that a transition never leads to a state whose invariant would be unsatisfied. ϕ_{13} accomplishes this using the notions of strong and weak satisfaction. Explained in the original TACK paper, weak satisfaction is a relation where the invariants are relaxed so that the relations <, > are also satisfied with equality. This was done to model the fact that at the instant of transition, the transition is located in exactly one of the two states, source or destination. This choice can be different for each timed automaton and each time position. If the timed automaton is not in a state in the instance of transition, then a strict inequality can be satisfied with equality at the

instance of transition, since the automaton is not actually in that state at that instant.

4.3 Sync

$$\phi_{14} := \underbrace{\&}_{t \in T: t_{\epsilon} = \alpha!} \underbrace{trans_{t}} \Rightarrow (\neg \bigvee_{t' \in T: t'_{\epsilon} = \alpha! \wedge t' \neq t} \underbrace{trans_{t'}}) \wedge (\bigvee_{t' \in T: t_{\epsilon} = \alpha?} \underbrace{trans_{t'}})$$

$$\phi_{15} := \underbrace{\&}_{t \in T: t_{\epsilon} = \alpha?} \underbrace{trans_{t}} \Rightarrow (\neg \bigvee_{t' \in T: t_{\epsilon} = \alpha? \wedge t' \neq t} \underbrace{trans_{t'}}) \wedge (\bigvee_{t' \in T: t_{\epsilon} = \alpha!} \underbrace{trans_{t'}})$$

$$\phi_{16} := \underbrace{\&}_{t \in T: t_{\epsilon} = \alpha} \underbrace{trans_{t}} \Rightarrow \neg (\bigvee_{t' \in T: t_{\epsilon} = \alpha \# \wedge t' \neq t} \underbrace{trans_{t'}})$$

$$\phi_{17} := \bigwedge_{\alpha \in Act} \bigwedge_{i \in [1, |\mathcal{A}|]} \bigvee_{t \in T: t_{\epsilon} = \alpha \#} \underbrace{trans_{t}^{[l]}}) \rightarrow$$

$$(\bigwedge_{j \in [1, k]: \ t' \in T_{j}: \ l \in [0, k+2] \ t_{\epsilon} = \alpha \#} \underbrace{(\bigvee_{t' \in T: t_{\epsilon} = \alpha @} \underbrace{trans_{t'}})} \bigvee_{t' \in T: t_{\epsilon} = \alpha @} \underbrace{trans_{t'}})$$

$$\phi_{18} := \underbrace{\&}_{t \in T: t_{\epsilon} = \alpha @} \underbrace{trans_{t}} \Rightarrow (\bigvee_{t' \in T: t_{\epsilon} = \alpha \#} \underbrace{trans_{t'}})$$

$$\phi_{sunc} := (\phi_{14} \& \phi_{15} \& \phi_{16} \& \phi_{18} = ! \overleftarrow{0}) \wedge \phi_{17}$$

Different Timed Automata in our network use the synchronization channels in Act_{τ} to communicate and coordinate their transitions between states. Each element in Act consists of a channel, which we will represent with Greek letters α, β, etc , and an action to be performed over the channel. Our implementation supports four actions which are represented using four punctuation symbols. The first two, send(!) and receive(?), capture one-to-one communication. For every channel α there can be at most one active transition with $\alpha!$, and similarly at most one active transition with α ?. Informally this means that only one timed automaton can send over the channel at a time, and only one can receive at a time. Furthermore each send must be matched by a receive and vice versa. Formula ϕ_{14} captures these semantics for a transition with action $\alpha!$ for some channel α . Such a transition implies that no other transition with the action $\alpha!$ can be active in the same time position, and furthermore one of the transitions with the action α ? must be active. Formula ϕ_{15} captures the same constraints from the point of view of the receiving transition. A transition with action α ? implies both that no other receiving transition is active, and also that there exists an active sending transition over the same channel.

The second pair of synchronization communication is termed "broadcast synchronization". Like the one-to-one communication, there is a broadcast send (#) and a broadcast

receive (@). However there are several differences in the semantics of broadcast signals. To begin, while a broadcast receive signal must be matched with a broadcast send, the reverse is not true, and a broadcast send signal can be matched with any number of broadcast receives, including zero. While multiple broadcast receive signals on the channel can be fired at the same time, there can only be one broadcast send signal at a time per channel. The other important distinction is that the broadcast send signal "compels" the other Timed Automata to respond with broadcast receive if they are able to. By this we mean that when a Timed Automaton fires a transition with a broadcast-send event, all other Timed Automata with an available transition containing a broadcast-receive signal (on the same communication channel) must take the transition. By "available" we mean that the Timed automaton is in the source state of the transition and all of the clock and variable guards are satisfied. Formulas ϕ_{16} and ϕ_{18} describe these constraints for broadcast send and receive, respectively, while formula ϕ_{17} describes the "compulsive" nature of the broadcast-send transition.

4.4 Loop Constraints

Loop Constraints

$$\phi_{19} := \bigwedge_{i \in [1,N]} \bigwedge_{j \in [1,\lceil \log_2|\mathcal{T}_i|\rceil]} \overleftarrow{tb_{i,j}}^{[k+1]} = \overleftarrow{tb_{i,j}}^{[loop]}$$

$$\phi_{20} := \bigwedge_{n \in Int} \bigwedge_{j \in [1,\lambda(n)]} \overleftarrow{vb_{n,j}}^{[k+1]} = \overleftarrow{vb_{n,j}}^{[loop]}$$

$$\phi_{21} := \bigwedge_{x \in X} (\lfloor x(k+1) \rfloor = \lfloor x(loop) \rfloor) \vee (\lfloor x(k+1) \rfloor > \max(x) \wedge \lfloor x(loop) \rfloor > \max(x))$$

$$\phi_{22} := \bigwedge_{x \in X} \lfloor x(loop) \rfloor < \max(x) \Rightarrow (frac(x(k+1)) = 0) \Leftrightarrow (frac(x(loop)) = 0)$$

$$\phi_{23} := \bigwedge_{x,x' \in X} frac(x(k+1)) < frac(x'(k+1)) \Leftrightarrow frac(x(loop)) < frac(x'(loop))$$

$$\phi_{24} := \bigwedge_{x \in X} x(k) > \max(x) \vee ((\mid \overleftarrow{trans_t}) \& \overleftarrow{inloop} \neq \overleftarrow{0})$$

$$\phi_{loop} := \phi_{19} \wedge \phi_{20} \wedge \phi_{21} \wedge \phi_{22} \wedge \phi_{23} \wedge \phi_{24}$$

As mentioned previously, we are only interested in lasso-shaped runs that end in a loop. To keep track of the initial position of the loop, we declare the variable loop, and constrain it to have a value in the range [1, k].

Intuitively, the time position k+1 represents the first time position in the next iteration of the loop. It is effectively a 'copy' of the position loop, however we add it as a distinct

position so that we may capture the semantics of the transition between time position k and time position loop. We therefore must introduce constraints to ensure that these two positions are in fact equivalent. This requires that the active state and transition of each timed automata at position k+1 be equal to that at position loop. Formula ϕ_{19} captures this by requiring that for each Timed Automaton, each transition bit $tb_{i,j}$ contains the same value at time positions k+1 and loop. Similarly, formula ϕ_{20} enforces the same requirement for each bounded integer variable.

It is tempting to encode the clock constraints in a similar manner, requiring that x(k+1) = x(loop) for each clock. However prior work by Kindermann[ref] has shown that this constraint is not complete, as it excludes valid lasso-shaped runs. To remedy this problem we use the requirements suggested by Kindermann. To begin, for each clock x we define the non-negative integer $\max(x)$, which is equal to the maximum value either assigned to the clock in a clock assignment or compared against the clock in a clock guard. We also define frac(x(l)), which is equal to the fractional part of x at time position l, or $frac(x(l)) = x(l) - \lfloor x(l) \rfloor$. Formulas ϕ_{21} , ϕ_{22} , and ϕ_{23} encode the desired requirements. ϕ_{21} encodes the first part of the relationship between x(loop) and x(k+1). It states that either both values are greater than max(x), or both have the same floor. This is the first part of the region encoding. ϕ_{22} handles the special case where the fractional part of the value is equal to zero. Since clock guards can test for equality, if the clock value is less than $\max(x)$, either the clock value at both time positions has a fractional value of 0 or neither do. Finally, ϕ_{23} completes the region encoding by considering the relationship between values of different clocks, asserting that the relationship between two clock values $\{<,>,=\}$ is preserved.

Unfortunately, there is one more consideration we must make in this section. The culprit are so-called "Zeno traces", named because while they are lasso-shaped runs with an infinite number of transitions, their execution happens in finite time. Time in these traces is said to "slow down", because often each successive loop of the lasso executes in a smaller amount of time than the loop before. Because these represent unrealistic scenarios, they are often excluded from consideration in many TA models. It is sufficient to require that every clock is either reset within the loop, or has a value greater than max(x) at position k, which is shown in ϕ_{24} . The vector inloop has length k+2, and each bit i is 1 iff $i \geq loop$. Using this vector, we can determine if a given clock is reset within the loop portion of the trace.

5 Equivalence

Using the definitions presented above, we are now ready to define our TA network in BitVector logic as follows:

$$\phi_{network} := \phi_{init} \wedge \phi_{trans} \wedge \phi_{sunc} \wedge \phi_{loop}$$

We argue that this is a correct and complete representation of all lasso-shaped, non-Zeno runs given the bound of k.

Both encodings constrain the clocks, variables, and timed automata to their respective initial positions at time position 0. For variables and clocks these constraints are identical, as both assign the desired value at time position 0. For states our encoding uses the $\frac{1}{100} \frac{1}{100} \frac{1}{$

As for the transitions, although we have broken up φ_7 into several pieces, the functionality remains the same. We ensure that in order for a transition to be valid, its destination state must be active in the next time position, the clock and variable constraints must be satisfied, all assignments must be enforced, and the invariants of the source and destination state must be true at the moment of transition. Like TACK, we allow that at the moment of transition, only one of the two invariants must be satisfied, using the concept of weak satisfaction to formalize this relaxation.

6 Evaluation

In this chapter we present the results of several experimental evaluations of the SMT conversion process. These tests cover several different benchmarks common for bounded model checking programs. For comparison, results are presented alongside those of the previous iteration of the TACK program, to better judge the improvements made using the new process.

In all of the following tests, the time provided measures the combined time taken

by both the TACK program to parse the problem and convert it to SMT form and the z3 program to decide the satisfiability of the SMT problem. In practice, the time taken by z3 dwarfs the time used by the TACK translation, and for the problem sizes encountered below the time taken by the TACK translation was always negligible. For every test below, the evaluation proceeded in several rounds, each with a larger bound on the length of traces considered by TACK. The data obtained demonstrates how the running time of each program scales with the size of the search space.

All tests were performed on a server equipped with an Intel(R) Core(TM) i7-4770 CPU (3.40 GHz) with 8 cores, 16 GB of RAM and Debian Linux (version 4.19).

6.1 Fischer Mutual Exclusion Protocol

The Fischer benchmark models a protocol for ensuring exclusive access to a shared common resource that can be requested by multiple processes. The protocol uses global variables, integrated into the guards and assignment statements of the timed automata, to control access. Each timed automaton in the network has a 'critical state', and the protocol guarantees that only one timed automaton can be in its critical state at a time.

To be more specific, there is a shared variable id, which can take any integer value in the range [0, n], where n is the number of processes in the protocol. Each process begins in an 'idle' state a, and in order to reach the critical section cs, a process must first check to see that the critical section is unoccupied (id = 0), at which point the process writes its own id to the shared variable (while entering state b) and then performs a second transition to state c within 2 seconds of entering state b. The process is then required to wait at least 2 seconds in state c. If after that interval the value of the shared variable is still equal to its id, the process may access the critical section, otherwise it must wait for the value of id to return to 0 before trying again (returning to b). Once access to the critical section is granted, the process may remain for an unlimited amount of time before returning to state a.

To measure the scalability of our program, in addition to modifying the bound k, we performed multiple test runs while modifying the number of timed automata in the network that are attempting to execute their critical region. Aside from a numerical id, these processes are identical in their behavior. In addition to testing the scalability of the program, we have also run the Fischer protocol through several different MITL properties for verification. These properties will be explained below.

```
\mathcal{G}_{[0,\infty)} (p_1.b \Rightarrow \mathcal{F}_{[0,\infty)}p_1.c)
Property1
                                         :=
                                                              \mathcal{G}_{[0,\infty)} (p_1.b \Rightarrow \mathcal{F}_{[0,3]}p_1.c)
Property2
                                         :=
                                                              \mathcal{G}_{[0,\infty)} (p_1.b \Rightarrow \mathcal{F}_{(0,3)}p_1.cs)
Property3
                                         :=
                                                              \mathcal{G}_{[0,\infty)} (p_1.b \Rightarrow \mathcal{F}_{(0,3)}p_1.c)
Property4
                                         :=
                                                              \mathcal{G}_{[0,\infty)} (p_1.b \Rightarrow \mathcal{F}_{[0,3]}p_1.cs)
Property5
                                         :=
                                                              \mathcal{G}_{[0,\infty)} \neg (\bigvee_{i=1:n-1} (p_i.cs \land \bigvee_{j=i+1:n} p_j.cs))
Property6
                                         :=
```

Property 1 requires that once process one enters state b, it always transitions to state c. Property 2 is similar, however it contains the additional constraint that process 1 must complete the transition to state c in at most 3 seconds. Property 3 has a similar time bound, but requires that process one move to the critical section cs rather than c within the time bound, which we expect to not be universally true (a process can return to state b after moving to state c if another process has reset the variable id). Properties 4 and 5 are copies of properties 2 and 3 respectively with the sole difference of inclusion vs exclusion at the boundaries of the interval. Property 6 seeks to prove the "safety" of the protocol, namely that two distinct processes are never in the critical section at the same time.

6.2 CSMA/CD

6.3 Token Ring

The Token Ring protocol models a ring of processes that pass a token between themselves, along with a process that models the ring itself.

7 Conclusion

Table 7: Time required to solve the Fischer Benchmark Properties

TACK ae2sbvzot										
n										
	k	2	3	4	5	6	7	8	9	10
live-one	$\begin{array}{ c c } 10 \\ 15 \\ 20 \\ 25 \\ 30 \\ \end{array}$	$\begin{array}{ c c c }\hline 0.9 \\ 0.9 \\ 1.0 \\ 1.1 \\ 1.1 \\ \end{array}$	0.9 0.9 1.1 1.6 1.5	1.0 1.1 1.3 1.5 2.0	1.0 1.4 2.2 2.1 3.1	1.2 1.6 1.9 189.8 6.4	1.2 1.7 2.6 3.4 4.5	1.5 1.5 2.4 4.9 4.9	$\begin{array}{c} 6.0 \\ 14.2 \\ 3.6 \\ 4.5 \\ 4.7 \end{array}$	1.7 2.1 3.9 4.6 4.8
live-two	$\begin{array}{ c c } 10 \\ 15 \\ 20 \\ 25 \\ 30 \\ \end{array}$	$\begin{array}{ c c } & 1.4 \\ & 4.5 \\ & 10.8 \\ & 32.6 \\ & 42.4 \end{array}$	1.6 6.3 13.0 39.3 80.7	$ \begin{array}{c} 1.7 \\ 6.0 \\ 37.5 \\ 57.3 \\ 127.7 \end{array} $	2.0 9.7 22.1 131.8 63.8	$\begin{array}{c} 2.0 \\ 15.0 \\ 56.6 \\ 102.4 \\ 1149.1 \end{array}$	$\begin{array}{c} 2.4 \\ 27.0 \\ 36.8 \\ 2369.2 \\ 125.9 \end{array}$	2.5 48.4 56.8 1614.3	2.7 67.4 567.9 1197.9	3.1 146.5 1589.1 6311.7
live-three	10 15 20 25 30	1.0 1.2 1.2 2.0 1.5	1.1 1.3 1.8 2.3 4.6	1.6 2.5 2.1 3.7 4.6	3.6 2.0 4.2 5.9 8.8	8.0 18.5 8.0 9.5 32.7	13.2 27.6 10.4 24.1 24.4	19.5 30.6 23.9 681.5 30.7	17.6 59.4 33.1 753.3 102.8	26.7 41.2 64.7 826.9 150.1
live-four	10 15 20 25 30	$\begin{array}{ c c } & 1.2 \\ & 2.9 \\ & 6.6 \\ & 10.3 \\ & 27.5 \end{array}$	1.3 3.6 15.5 17.8 26.2	1.5 5.0 14.4 22.9 33.9	1.7 8.0 17.7 45.5 56.0	$ \begin{array}{c} 1.9 \\ 11.2 \\ 77.7 \\ 151.4 \\ 67.0 \end{array} $	2.1 19.6 86.2 2482.6 217.1	2.1 33.9 183.5 2406.0 1717.2	$\begin{array}{c} 2.4 \\ 74.8 \\ 504.3 \\ 6578.4 \\ 291.6 \end{array}$	$ \begin{array}{r} 2.3 \\ 130.9 \\ 1516.6 \\ - \\ 462.5 \end{array} $
live-five	10 15 20 25 30	1.1 1.3 1.7 2.1 2.2	1.3 1.7 2.2 3.6 6.9	1.9 2.5 2.6 4.4 5.6	1.8 2.3 5.2 13.5 14.9	5.4 5.3 8.6 10.6 21.1	13.7 5.7 15.2 17.2 26.7	24.0 20.3 29.8 781.3 28.8	22.9 - 71.2 816.1 140.6	23.7 36.8 - 569.4 238.6
live-six	10 15 20 25 30	0.9 1.0 1.5 1.7 2.5	1.1 1.8 3.9 8.9 16.3	1.9 4.4 10.2 27.6 54.4	2.5 10.0 21.6 83.5 263.4	3.1 33.9 93.3 188.1 993.9	$\begin{array}{c} 4.7 \\ 51.2 \\ 234.8 \\ 596.2 \\ 3354.1 \end{array}$	10.1 84.0 670.4 2469.2	7.9 110.9 1000.4 5365.0	16.2 191.5 — —
					TAC	CK ta2sn	nt			
						n				
	k	2	3	4	5	6	7	8	9	10
live-one	20 25 30 35 40	0.9 1.0 1.0 1.1 1.1	1.0 1.1 1.1 1.1 1.2	1.1 1.2 1.2 1.3 1.8	1.1 1.2 1.3 1.6 1.8	1.5 1.4 2.1 1.7 1.8	1.4 1.5 1.8 1.8 2.8	1.3 1.6 1.7 1.8 2.3	1.5 1.5 3.0 1.8 2.8	1.4 1.6 1.8 2.9 2.4
live-six	$\begin{array}{ c c } 20 \\ 25 \\ 30 \\ 35 \\ 40 \end{array}$	1.2 1.4 1.5 2.0 2.6	3.7 6.7 12.0 19.0 24.2	14.0 21.1 35.2 40.2 58.4	34.1 44.8 63.6 117.3 119.5	62.7 83.9 141.3 173.4 246.3	101.4 144.3 191.8 281.0 410.3	145.5 511.3 311.6 450.3 539.8	290.7 673.0 449.4 599.4 1040.9	454.0 847.3 803.2 1070.6 2924.0

References

[1] C. Menghi, M. M. Bersani, M. Rossi, and P. S. Pietro, "Model checking mitl formulae on timed automata: A logic-based approach," *ACM Trans. Comput. Logic*, vol. 21, Apr. 2020.