## Chip Designer: Refresh and Backend Discussion

01. Design 02. Review 03. Prototype **Untitled Chip IP Library** Go to Category ▼ Chip Details Mastering Subsystems Peripherals Filter Front Bus 64-bit 300 MHz Platform: Freedom Unleashed Process: TSMC 28nm Mastering Base Design: Application Processor AI ACCELERATOR Chip Settings I2C Peripheral ○ INVIDIA CPU Clock: 600 MHz Pulse Width Modulation Peripheral NVIDIA NVDLA (Deep Learning Accelerator)  $\boxtimes$ 100MHz 500 NVIDIA Deep Learning QSPI Interface Peripheral Peripheral Bus: 200 MHz GRAPHICS PROCESSOR SiFive DMA Engine Mastering Bus Clock Ratio NEMA®|pico GPU Foundational Blocks 2D/2.5D Graphics Accelerator 3:1 Crystal Oscillator SPI Peripheral HIGH SPEED INTERFACE Phase Locked Loop Memory Port Width (bits) UART Peripheral Memory Bus 32-bit 600 MHz

Memory Subsystem

DDR3/3L/4 Controller

CPU Clock speed and Bus Clock Ratio determine Front and System Bus speeds.

Bus widths are determined by the choice of Core IP.

Memory Bus speed is determined by IP in the Memory Subsystem.

SiFive Clock/Reset Control

SiFive's Chiplink is an off-chip serialization of the TileLink protocol enabling a fast, low overhead, coherent interconnect between the

**⇔** SiFive

SiFive ChipLink

SoC and an external device.

Vendor: SiFive, Inc.

0 Added

Mobiveil GPEX PCI-Express

PCI Express Gen3 Controller

PCI Express Gen3 Controller

ODS

4.0 Controller PCI Express Gen4

MISCELLANEOUS IP

A coherent chip-to-chip interconnect

SiFive ChipLink

NETWORKING

Controller

```
ipSpecs = [
SLACLD050mA

signableInputs": "",
signableOutputs": "",
asHas": "",
asReq": "1uAP, VREF",
ack": "SLACLD050MA",
al": "LD0_50MA_TOP",
aments": "",
signShare": "N",
```

```
agramRegion": "Always-on Blocks",
splayCategory": "Power Management",
splayDescription": "50mA Configurable LDO",
splayName": "Low Dropout Regulator, 50mA",
shasis": "",
```

cernalPadphyTypes": "", cdSoft": "Hard",

```
ge sifive.enterprise.ip.slac.ldo // Package for SLAC ldo
chisel3.{Input, Output}
Chisel._
riables describe the LDO configuration
class SLACLDOConfig(
oleInit: Boolean = true,
Width:
        Int = 4,
nInit:
        Int = 4,
BInit:
        Boolean = false,
Init:
       Boolean = false,
       Boolean = true,
BInit:
Init:
        Boolean = true,
```

outs: On-boarding IP

- What format for IP?
- Common description between front end and back end?

**tputs**: Exporting user design

• What format for chip specs?

nstraints: User experience vs. Fabrication/synthesis

- o How free is the user's design space?
- Where and how to encode constraints?

s sizes s speeds, timing, clock ratios ock generation l map and pin muxing

cess feature conflicts between IP (DRRC issues)

ver estimation

ea estimation

erfacing to blocks and pads

Logic levels, PHYs, Muxing

## sing

• Automated or user choice? What trade offs do we want to present to the user?

## ensing

Vendor restrictions and availability