

# **Chip Designer: Refresh and Backend Discussion**

## Untitled Chip

Review

## IP Library

Go to Category ▾

Filter

## Mastering

## AI ACCELERATOR



NVIDIA NVDLA (Deep Learning Accelerator)  
NVIDIA Deep Learning Accelerator

Open Source

## GRAPHICS PROCESSOR



NEMA®pico GPU  
2D/2.5D Graphics Accelerator

QDS

## HIGH SPEED INTERFACE



Mobivell GPEX PCI-Express 4.0 Controller  
PCI Express Gen4 Controller

QDS

## PCI Express Gen3 Controller

PCI Express Gen3 Controller

## MISCELLANEOUS IP



## SiFive ChipLink

A coherent chip-to-chip interconnect

## NETWORKING

## Mastering Subsystems

Gigabit Ethernet Media Access Control

Front Bus

64-bit 300 MHz

System Bus

64-bit 300 MHz

Peripheral Bus

64-bit 200 MHz

U54

Core Complex

600 MHz

U54 Core

BUS MATRIX

L2 Cache

## Foundational Blocks

Crystal Oscillator

Phase Locked Loop

SiFive Clock/Reset Control

Memory Bus

32-bit 600 MHz

## Memory Subsystem

DDR3/3L/4 Controller

## Peripherals

Corigine USB 3.1 Controller

GPIO Controller

I2C Peripheral

Pulse Width Modulation Peripheral

QSPI Interface Peripheral

SiFive DMA Engine

SiFive MaskROM

SPI Peripheral

UART Peripheral

## SiFive ChipLink

SiFive's ChipLink is an off-chip serialization of the TileLink protocol enabling a fast, low overhead, coherent interconnect between the SoC and an external device.

Max: 1

Vendor: SiFive, Inc.



0 Added

+ Add

## Chip Details

Platform: Freedom Unleashed

Process: TSMC 28nm

Base Design: Application Processor

## Chip Settings

CPU Clock: 600 MHz

100MHz 500 900MHz

Peripheral Bus: 200 MHz

50MHz 200 350 500MHz

Mastering Bus Clock Ratio

2:1

3:1

4:1

Memory Port Width (bits)

32

64

128

CPU Clock speed and Bus Clock Ratio determine Front and System Bus speeds.

Bus widths are determined by the choice of Core IP.

Memory Bus speed is determined by IP in the Memory Subsystem.

```
ipSpecs = [  
  SLACLD050mA
```

```
    "signableInputs": "",  
    "signableOutputs": "",  
    "asHas": "",  
    "asReq": "1uAP, VREF",  
    "block": "SLACLD050MA",  
    "cl": "LDO_50MA_TOP",  
    "comments": "",  
    "signShare": "N",  
    "diagramRegion": "Always-on Blocks",  
    "displayCategory": "Power Management",  
    "displayDescription": "50mA Configurable LDO",  
    "displayName": "Low Dropout Regulator, 50mA",  
    "emphasis": "",  
    "externalPadphyTypes": "",  
    "hardSoft": "Hard",  
  ]
```

```
package sifive.enterprise.ip.slac.ldo // Package for SLAC ldo
```

```
import chisel3.{Input, Output}  
import Chisel._
```

Variables describe the LDO configuration

```
class SLACLDOConfig(  
  enableInit: Boolean = true,  
  
  width: Int = 4,  
  nInit: Int = 4,  
  
  b3Init: Boolean = false,  
  b5Init: Boolean = false,  
  b3Init: Boolean = true,  
  b5Init: Boolean = true,  
)
```

**Inputs:** *On-boarding IP*

- What format for IP?
- Common description between front end and back end?

**Outputs:** *Exporting user design*

- What format for chip specs?

**Constraints:** *User experience vs. Fabrication/synthesis*

- How free is the user's design space?
- Where and how to encode constraints?

s sizes

s speeds, timing, clock ratios

ck generation

l map and pin muxing

ccess feature conflicts between IP (DRRC issues)

ver estimation

ea estimation

erfacing to blocks and pads

- Logic levels, PHYs, Muxing

sing

- Automated or user choice? What trade offs do we want to present to the user?

ensing

- Vendor restrictions and availability