

ECEN 454


Lab 4

Roberto Luis


Section 505 - Rahul

1-bit Adder


Schematic:



Layout:



DRC:



LVS:

```
si.log
~/ecen454/LVS
Save

Virtuoso Framework License (111) was checked out successfully. Total checkout time was 0.02s.

Running simulation in directory: "/home/ugrads/r/roberto.jluis/ecen454/LVS".

INFO (TECH-150003): The technology database "NCSU TechLib tsmc02" has been automatically
updated from revision 226610(DM 0) to revision 227612(DM 3) in virtual memory.

Begin netlist:   Apr 13 11:45:40 2022
  view name list = ("auLvs" "extracted" "schematic")
  stop name list = ("auLvs")
  library name   = "Design"
  cell name      = "singlebitadder"
  view name      = "extracted"
  globals lib    = "basic"
Running Artist Flat Netlisting ...
*WARNING* Parameter 'lxUseCell' already exists.
End netlist:     Apr 13 11:45:40 2022

Moving original netlist to extNetlist
Removing parasitic components from netlist
  presistors removed: 0
  pcapacitors removed: 99
  pinductors removed: 0
  pdiodes removed: 0
  trans lines removed: 0
  25 nodes merged into 25 nodes

Begin netlist:   Apr 13 11:45:40 2022
  view name list = ("auLvs" "schematic")
  stop name list = ("auLvs")
  library name   = "Design"
  cell name      = "singlebitadder"
  view name      = "schematic"
  globals lib    = "basic"
Running Artist Flat Netlisting ...
End netlist:     Apr 13 11:45:41 2022

Moving original netlist to extNetlist
Removing parasitic components from netlist
  presistors removed: 0
  pcapacitors removed: 0
  pinductors removed: 0
  pdiodes removed: 0
  trans lines removed: 0
  64 nodes merged into 64 nodes

Running netlist comparison program: LVS
Begin comparison:   Apr 13 11:45:41 2022
@(#)CD5: LVS version 6.1.8-64b 08/04/2020 19:19 (cpgsrv11) $


The net-lists match.

      layout schematic
      instances
un-matched      0      0
rewired          0      0
size errors      0      0
pruned           0      0
active          36     36
total            36     36

      nets
un-matched      0      0
merged           0      0
pruned           0      0
active          25     25
total            25     25

      terminals
un-matched      0      0
```

Delay, Waveforms and Power: Inverter:




Rising = $8.57 - 8.15 \text{ ns} = 0.42 \text{ ns}$

Falling = $15.3 - 15.05 = 0.25 \text{ ns}$

Virtuoso (R) Visualization & Analysis XL Table

Expression	Value	Expression	Value
average((("VO/PLUS" ?result "tran"))*1.8	-11.42E-6	average(v("in" ?result "tran"))*average((("V1/PLUS" ?result "tran"))	-136.7E-9

Nand:




$$\text{Rising} = 8.35 - 8.15 = 0.2 \text{ ns}$$

$$\text{Falling} = 3.41 - 3.05 = 0.36 \text{ ns}$$

Virtuoso (R) Visualization & Analysis XL Table

Expression	Value	Expression	Value	Expression	Value
average((("/V0/PLUS" ?result "tran"))*1.8	-11.70E-6	average((("/A" ?result "tran"))*average((("/V2/PLUS" ?result "tran"))	-141.1E-9	average((("/B" ?result "tran"))*average((("/V1/PLUS" ?result "tran"))	-159.4E-9

Xor:




Rising = 8.89 - 8.15 = 0.74 ns

Falling = 13.57 - 13.15 = 0.42 ns

Virtuoso (R) Visualization & Analysis XL Table

Expression	Value	Expression	Value	Expression	Value
average((V0/PLUS)?result "tran")...					
average((V0/PLUS)?result "tran")*1.8	-15.29E-6	average((V/A)?result "tran")*average((V1/PLUS)?result "tran")	-480.5E-9	average((V/B)?result "tran")*average((V2/PLUS)?result "tran")	-309.9E-9

1-bit Adder:



Sum: Rising = 3.84 - 3.05 = 0.79 ns

Falling = 8.85 - 8.15 = 0.70 ns

Carry: Rising = 3.52 - 3.05 = 0.46 ns

Falling = 18.80 - 18.15 = 0.65 ns

