
ECEN 454

Lab 4


Roberto Luis Section 505 - Rahul

1-bit Adder


Schematic:



Layout:



DRC:



```
si.log
                                                                                                                                                                                                             Virtuoso Framework License (111) was checked out successfully. Total checkout time was 0.02s.
Running simulation in directory: "/home/ugrads/r/roberto.jluis/ecen454/LVS".
INFO (TECH-150003): The technology database "NCSU_TechLib_tsmc02" has been automatically updated from revision 226610(DM 0) to revision 227612(DM \overline{3}) in virtual memory.
              etlist: Apr 13 11:45:40 2022
view name list = ("auLvs" "extracted" "schematic")
stop name list = ("auLvs")
library name = "Design"
cell name = "singlebitadder"
Begin netlist:
              view name
globals lib
                                          = "extracted"
= "basic"
Running Artist Flat NetListing ...
*WARNING* Parameter 'lxUseCell' already exists.
End netlist: Apr 13 11:45:40 2022
Moving original netlist to extNetlist
Removing parasitic components from netlist
presistors removed: θ
pcapacitors removed: 99
pinductors removed: θ
              pdiodes removed:
              trans lines removed: 0
25 nodes merged into 25 nodes
Begin netlist: Apr 13 11:45:40 2022


view name list = ("auLvs" "schematic")

stop name list = ("auLvs")

library name = "Design"
                                          = "singlebitadder"
= "schematic"
              cell name
view name
globals lib = "basic"
Running Artist Flat Netlisting ...
End netlist: Apr 13 11:45:41 2022
Moving original netlist to extNetlist
Removing parasitic components from netlist
presistors removed: θ
pcapacitors removed: θ
              pinductors removed: 0
pdiodes removed: 0
              trans lines removed: 0
64 nodes merged into 64 nodes
Running netlist comparison program: LVS
Begin comparison: Apr 13 11:45:41 2022
@(#)$CDS: LVS version 6.1.8-64b 08/04/2020 19:19 (cpgsrv11) $
The net-lists match.
                                                   layout schematic
                                                        instances
              un-matched
              rewired
size errors
                                                        0
                                                                      0
              pruned
                                                        0
                                                                      0
              active
              total
                                                        36
                                                                      36
                                                            nets
              un-matched
              meraed
                                                        0
                                                                      0
                                                        25
                                                                      25
              active
              total
                                                        terminals
              un-matched
                                                                                                                                                                    Plain Text ▼ Tab Width: 8 ▼
```


Delay, Waveforms and Power:

Inverter:




Rising = 8.57 - 8.15 ns = 0.42 ns

Falling = 15.3 - 15.05 = 0.25 ns




Nand:




Rising = 8.35 - 8.15 = 0.2 ns

Falling = 3.41 - 3.05 = 0.36 ns




Xor:




Rising = 8.89 - 8.15 = 0.74 ns


Falling = 13.57 - 13.15 = 0.42 ns



1-bit Adder:



Sum: Rising = 3.84 - 3.05 = 0.79 ns Carry: Rising = 3.52 - 3.05 = 0.46 ns Falling = 8.85 - 8.15 = 0.70 ns Falling = 18.80 - 18.15 = 0.65 ns



Max frequency = $\frac{1}{6}$ ns

