MITSUBISHI MICROCOMPUTERS


M50740-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION


The M50740-XXXSP is a single-chip 8-bit microcomputer fabricated using CMOS technology and housed in a 52-pin shrink plastic molded DIL package. It is designed to suit for controlling home electrical appliances and consumer equipment with a simple instruction where the ROM and RAM use the same memory area.


FEATURES



APPLICATION

VTRs, tuners and audio equipment





SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PERFORMANCE SPECIFICATIONS

	Parameter		Performance
Number of basic instructions			70
Execution time of basic instru	uction		2μs (with shortest instructions, 4MHz clock frequency)
Clock frequency			4MHz
Maniana annaita.	ROM		3072 bytes
Memory capacity	RAM		96 bytes
	INT	Input	1 bit × 1
Innut/outnut name	P0, P1, P2, P3	Input/output	8 bits X 4
Input/output ports	R	Input/output	4 bits X 1
	CNTR	Input/output	1 bit × 1
Timers			8-bit prescalers x 2 + 8-bit timers x 3
Subroutine nesting			Max. 48 level
Interrupts			External interrupts (2), internal timer interrupts (3)
Clock generator	•		Built-in (externally connected RC circuit, ceramic or quartz resonator)
Supply voltage	During operation		5V ± 10%
Power dissipation	High-speed operation	on	15 mW (at 4MHz clock frequency)
Power dissipation	Low-speed operation	n ,	100 μW (at 20kHz clock frequency)
In and fordant about the interest and the	Input/output withstar	nding voltage	12V (Ports P0, P1, P2, INT, CNTR)
Input/output characteristics	Output current		10mA (Ports P0, P1, P2, P3)
Memory expansion			Possible
Ambient operating temperatu	ıre		-10~70℃
Device structure			CMOS silicon gate process
Package			52-pin shrink plastic molded DIL

PIN DESCRIPTION

Pin	Name	Input or output	Function
V _{cc} V _{ss}	Supply voltage	In	5V ±10% supplied to V _{CC} , 0V supplied to V _{SS}
CNVss	CNV _{SS} input	In	To be connected to V _{SS} .
RESET	Reset input	ln .	When this input is kept low for at least $2\mu s$, the reset state is enabled.
X _{IN}	Clock input	In	The clock generator circuit is built-in. For setting the oscillation frequency, either connect the external RC circuit to X_{IN} and X_{OUTS} or X_{OUTF} or connect a ceramic or quartz resonator across X_{IN} and X_{OUTS} . When using an external clock source connect the clock generator source to X_{IN} , leaving X_{OUTF} and X_{OUTS} open. For details, refer to the section on the clock generator circuit.
X _{OUTS}	Clock output	Out	Internal clock generator output. An RC circuit or ceramic or quartz resonator is connected between this output and $X_{\rm IN}$ to control the oscillation frequency. For details, refer to the section on the clock generator circuit.
X _{OUTF}	Clock output	Out	Internal clock generator output. An RC circuit is connected between this output and X_{IN} to control the oscillation frequency. For details, refer to the section on the clock generator circuit.
φ	Timing output	Out	Timing output
CNTR	Timer input/output and interrupt input	In/out	Timer X input/output pin and interrupt input pin.
INT	Interrupt input	. In	Interrupt input pin.
P0₀~P0 ₇	Input/output port P0	In/out	This 8-bit input/output port has a direction register and for each bit the port is programmed to serve for input or output. The input mode is established during resetting. N-channel open-drain circuits are used for the outputs. For details, refer to the section on the input/output pins.
P1 ₀ ~P1 ₇	Input/output port P1	In/out	This is an 8-bit input/output port with virtually the same functions as those of port P0.
P2 ₀ ~P2 ₇	Input/output port P2	In/out	This is an 8-bit input/output port with virtually the same functions as those of port P0.
P3 ₀ ~P3 ₇	Input/output port P3	in/out	This is an 8-bit input/output port with virtually the same functions as those of port P0, but p-channel open-drain circuits are used for the outputs.
R ₀ ~R ₃	Input/output port R	in/out	This 4-bit input/output port is used for connection with the I/O expander.
R/W	Read/write output	Out	Read/write signal output for I/O expander.
CE	Chip enable output	Out	Chip enable signal output for I/O expander.
RESETOUT	Reset output	Out	Reset signal output for I/O expander.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

BASIC FUNCTION BLOCKS

Memory

Fig. 1 shows the memory map. The 3072-byte ROM extends from 1400₁₆ to 1FFF₁₆. The area from 1F00₁₆ to 1FFF₁₆ includes special addresses, and when the special page addressing mode is used with the JSR instruction, subroutines on these pages can be called with two bytes. The area from 1FF4₁₆ to 1FFF₁₆ includes the reset and interrupt vector addresses. For details, refer to the section on interrupts.

The addresses from 0000₁₆ to 00FF₁₆ are own as the zero page and access to this page can be achieved with two bytes by using the zero page addressing mode, which reduces the number of programming steps. The memories used frequently, such as the RAM, input/output ports and timers, are allocated to the zero page.

From 0000_{16} to $005F_{16}$ is the RAM space and the size is 96 bytes. Apart from storing data, the RAM is also used as a stack for subroutine calls or interrupts.




Fig.1 Memory layout

CPU

Six registers, as shown in Fig. 2, are contained inside the CPU. Each of these register is now described in turn.

Accumulator A

The accumulator is the 8-bit register and is heart of the microcomputer. Arithmetic and logic operations, transfers and processing of input/output and other data are performed centering on this register.

Index Register X

This is an 8-bit register. In the index addressing mode where this register serves as the index register, the contents of this register and the contents of the program counter is added and the result is actual address. When flag T in the program status register is "1," the contents of index register X become the other operand address.

Index Register Y

This is also an 8-bit register. In the index addressing mode where this register serves as the index register, the contents of this register and the contents of the program counter is added and the result is actual address.




Fig.2 Register configuration

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Stack Pointer S

The stack pointer is an 8-bit register used for calling subroutines and for interrupts. When an interrupt is acknowledged, the high-order contents of the program counter are saved in the address where the low-order address are the contents of the stack pointer and the high-order address are "0," the contents of the stack pointer are then decremented by 1, the low-order contents of the program counter are saved in the address where the low-order address are the contents of the stack pointer and the high-order address are "0," the contents of the stack pointer are then further decremented by 1, and the contents of the program status register are saved in the address where the low-order address are the contents of the stack pointer and the high-order address are "0."

This operation is performed automatically when an interrupt is acknowledged. The RTI instruction is used to return from the interrupt routine, and when it is executed, the stack pointer is incremented by 1 and returned in the reverse sequence to that described above. Since the contents of accumulator are not saved automatically, the PHA instruction must be used for this purpose. When the PHA instruction is executed, the contents of the accumulator are saved in the address where the low-order address are the contents of the stack pointer and the high-order address are "0," and the contents of the stack pointer are decremented by 1. The accumulator is returned by the PLA instruction. When this instruction is executed, the contents of the stack pointer are incremented by 1 and the contents of the address where the low-order address are the stack pointer contents and the high-order address are "0" enter the accumulator.

Similarly, the contents of the program status register are saved and returned by the PHP and PLP instructions respectively. With a subroutine call, program counter saving only is performed and this necessitates saving on the program for registers which must not be destroyed. The RTS instruction is employed to return from the subroutine.

Program Counter PC

This is a 16-bit counter consisting of PC_H and PC_L , both is 8 bit register. PC_H is 8 bit register, but only 5 bits are actually used. The program counter specifies the address of the program memory which is to be executed next.

Processor Status Register PS

This 8-bit register consists of the flags that hold the status immediately after arithmetic and logic operations. The C, Z, V and N flags can be tested and branched using the branch instructions. Each bit of the register is described in detail below.

1. Carry Flag C

The carry flag C is used to store carry or overflow after execution of arithmetic and logic operations by the arithmetic logic unit. It also undergoes change with the shift and rotate instructions. It can be set or reset directly using the SEC and CLC instructions.

2. Zero Flag Z

This flag is set when the results of data transfer or arithmetic and logic operations are "0" and reset when they are not "0."

3. Interrupt Disable Flag I

This flag disables all interrupts when its contents are "1." When an interrupt is acknowledged, its contents are automatically made "1." The flag can be set or reset by the program using the SEI and CLI instructions.

4. Decimal Mode Flag D

This flag determines whether additions and subtractions are to be undertaken by the binary or decimal mode. The ordinary binary mode is used when its contents are "0", while 1 word is processed as a 2-digit decimal number when its contents are "1." Decimal corrections are performed automatically. The SED and CLD instructions are used for setting and resetting.

5. Break Flag B

Operation is the same for interrupts when the BRK instruction is executed. This instruction is used for debugging programs. The BRK instruction interrupt vector and the interrupt vector of the lowest order of priority are located in the same address. In order to discriminate whether or not an interrupt has occurred with the BRK instruction, the contents of flag B are set to "1" when interrupted by the BRK instruction; at all other times, the contents are set to "0" and saved. It is possible to ascertain whether an interrupt has occurred with BRK by investigating the bit saved in the interrupt routine.

6. X-modified Arithmetic Mode Flag

Arithmetic and logic operations are performed between the accumulator and memory when the flag T contents is "0." When this bit is "1," the accumulator is bypassed and operations are performed directly between the memories. The results of such operations between memory 1 and memory 2 enter memory 1. The memory 1 address is specified by the contents of index register X; the memory 2 address is specified by the ordinary addressing mode. The SET and CLT instructions are used for setting and resetting flag T.

7. Overflow Flag V

This flag is significant when in the addition and subtruction a single word is treated as a signed binary number. It is set when the results of an addition or subtraction exceed ± 127 or ± 128 . Apart from this, the 6th bit of the memory subject to the execution of the BIT instruction enters the overflow flag when this instruction is executed. The CLV instruction is used to clear the overflow flag. A setting instruction is not provided.

8. Negative Flag N

This flag is set when the results of an arithmetic or logic operation or of data transfer are negative (7th bit is "1"). In addition, the 7th bit of the memory subject to the BIT instruction enters the negative flag when this instruction is executed. Instructions to set and reset this flag are not provided.

Table 1 Interrupt vector addresses and priority

Interrupt source	Priority	Vector address
RESET	1	1FFF, 1FFE
CNTR	2	1FFD, 1FFC
Timer X	3	1FFB, 1FFA
Timer 1	4	1FF9, 1FF8
Timer 2	5	1FF7, 1FF6
INT (BRK)	, 6	1FF5, 1FF4

INTERRUPTS

Interrupts include the interrupt from pin CNTR, the timer X interrupts, timer 1 interrupt, timer 2 interrupt, the interrupt from pin $\overline{\text{INT}}$ and the interrupt based on the BRK instruction. The interrupts are vector interrupts and Table 1 shows the vector table and priority. Resetting take the same action as interrupt and so it is descried here.

When an interrupt is acknowledged, the registers are saved, as described in the above section on stack pointer S, the interrupt disable flag I is set and a jump is made to the address indicated by the contents of the vector table. The interrupt request bit is automatically cleared. Resetting is not disabled by any condition. Interrupts (exclusive of resetting) are not acknowledged when the interrupt disable flag has been set. The interrupts from pin CNTR, timer X, timer 1, timer 2 and INT can be controlled individually by the interrupt control and timer control registers. This is shown in Fig. 3. When the interrupt enable bit is "1," when the interrupt request bit is "1" and when the interrupt disable flag I is "0," the interrupt is acknowledged. When the level of pins CNTR and INT change from high to low or when the contents of timer X, timer 1 or timer 2 reach to "0," the corresponding interrupt request bits are set.

These bits can be reset by programming but cannot be set. The interrupt enable bit can be set and reset by programming. Whether interrupt is caused by the BRK instruction, can be verified by checking break flag B which has been saved, as mentioned in the section on the break flag B.




Fig.3 Interrupt control

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Timers

There are 3 timers: timer X, timer 1 and timer 2. Timer X has four modes which are selected by the value of the timer X mode bits (bit 2 and bit 3) in the timer control register. When the timer count stop bit (bit 5) is set to "1," all four timer X modes stop. Fig. 4 is a block diagram of timers X, 1 and 2. Timer 1 and timer 2 have a common prescaler composed of 8 bits. The frequency division ratio is determined by the prescaler contents. This ratio is 1/(n+2) when the prescaler latch contents are made n decimally. All the timers have 8-bit timer latches. The countdown system is featured for the timers, and the timer latch contents are reloaded into the timer at the following cycle when the counter contents reach to "0."

When the timer contents reach to "0," the interrupt request bit (on the interrupt control register or on the timer control register located in the FE₁₆ or FF₁₆ address respectively) corresponding to the timer is set to "1." Any number except "0" should be entered in the prescaler latch and timer latch.

Refer to the section on interrupts for details. The four modes of timer X are now described.

(1) Timer mode (00)

In this mode the frequency produced by dividing the oscillation frequency by 16, is counted. When the timer contents reach to "0," the interrupt request bit is set to "1," the timer latch contents are re-loaded and the count is continued.

- (2) Pulse output mode (01) Every time the timer contents reach to "0," the signal on the pin CNTR changes the polarity.
- (3) Event counter mode (10) Operation is the same as in the timer mode except for counting the signal from pin CNTR.




Fig.4 Block diagram of timer X, timer 1, timer 2

(4) Pulse width measurment mode (11)

The frequency, produced by dividing the oscillation frequency by 16, is counted only while the pin CNTR level is low. When the counter contents reach to "0," the interrupt request bit is set to "1," the timer latch contents are re-loaded and the count is continued.

Fig. 5 shows the relationship between the timer control register contents and the timer modes.

Also shown are the processor mode and other bits.

When reset or the STP instruction is executed, the timer X prescaler is set in FF₁₆ and the timer X latch is set in 01₁₆. When the STP instruction is executed, the frequency produced by dividing the oscillation frequency by 16 serves as the timer X prescaler input, regardless of the timer X mode bit. This mode is released either when the timer X interrupt request bit is set to "1" or when resetting is accomplished and resume the mode determined by the timer X mode bit. For details on the operation of the STP instruction, reference should be made to the section on the oscillator circuit.




Fig.5 Configuration of timer control register




Fig.6 Timing diagram during resetting

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Reset Circuit

When a supply voltage of 5V $\pm 10\%$ is being supplied to the M50740-XXXSP and the RESET pin is returned to the high level after being kept at the low level for $2\mu s$ or more, the reset is released in accordance with the sequence shown in Fig. 6, and the program starts from the address which is derived from the contents of the address 1FFF₁₆ and 1FFE₁₆, high-order address is the contents of address 1FFF₁₆. When resetting is accomplished, the internal state of the microcomputer is as shown in Fig. 7.

Fig. 8 shows an example of the reset circuit.

The reset input voltage should be set to less than 0.6V at that point when the supply voltage is passing through 4.5V.




Fig.7 Internal state of microcomputer after resetting




Fig.8 Example of reset circuit

Input/Output Pins

(1) Port P 0

This port is an 8-bit input/output port with n-channel open-drain outputs. As shown in the memory map of Fig. 1, port P0 is treated as the memory of address E0₁₆ on the zero page. Port P0 has a data direction register (address E1₁₆ on zero page) and programming can be undertaken for individual bit to use the port for input or output. The pins where the data direction register is programmed to "1" are for output and those where the register is programmed to "0" are for input. The data written into the pin programmed as an output pin are written into the port latch and supplied direct to the output pin. When reading the data from a pin programmed as an output pin, it is not the output pin contents which are read but the port latch contents. Consequently, since the LED or other similar part is driven directly, the value output previously can be read correctly even if the low-level output voltage rises. The pin programmed as an input pin remains floating, so external signal can be read. When data are written, they are written into the port latch only and the pin remains floating.

(2) Port P1

This has the same functions as port P0.

(3) Port P2

This has the same functions as port P0.

(4) Port P3

Apart from the fact that this port has p-channel opendrain outputs, its functions are the same as those for port P0. Fig. 9 is a block diagram of port P0 \sim P3. Also indicated are the output structure of port R, CNTR, ϕ , R/W, $\overline{\text{CE}}$ and $\overline{\text{RESET}}_{\text{OUT}}$.

(5) Port R

This port is for exchanging data with the I/O expander. When ϕ is high, the port address of the I/O expander is sent; when it is low, data are sent to or received from the expander. The above data and addresses are effective only when pin $\overline{\text{CE}}$ is low. Fig. 10 is a timing diagram.

(6) **CE**

This pin is set low when the address becomes the I/O expander address ($D0_{16} \sim DF_{16}$). It is used to inform the I/O expander that the port R address or data is effective.

(7) R/W

This is set low while writing is being executed, and it is used to inform the I/O expander that either writing or reading is being undertaken.

(8)

Normally output to this pin is a signal with a frequency produced by dividing the clock frequency by 4. However, when pin $\overline{\text{CE}}$ is low, an output with a frequency which is one-eighth of the clock frequency is output. The pin is used to provide synchronization with the I/O expander.

(9) RESET_{OUT}

When the $\overline{\text{RESET}}$ pin is set low, this pin also goes low. When the $\overline{\text{RESET}}$ pin is set high, the pin also goes high after between 8 and 15 clock cycles (this depends on the internal state of the microcomputer). The $\overline{\text{RESET-out}}$ pin itself is used to reset the I/O expander.

(10) INT

When an input which changes the level from high to low is applied to this interrupt input pin, the $\overline{\text{INT}}$ interrupt request bit (bit 1 of address FE₁₆) is set to "1."

(11) CNTR

This pin serves both as the timer X input/output pin and as the interrupt input pin. When an input which changes its level from high to low is applied, the CNTR interrupt request bit (bit 7 of address FE_{16}) is set to "1." The pin serves as the external pulse input pin in the event counter mode. In the pulse output mode a pulse which reverses its polarity is output every time the timer X contents are reach to "0." In the pulse width measument mode, the pulse to be measured is supplied to this pin.




Fig.9 Block diagram of port P0∼P3 (single chip mode) and output formats of port R, CNTR, R/W,
CE and RESET_{OUT}




Fig.10 Timing diagram of port R

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Clock Generator Circuit

The clock generator circuit is built-in, as shown in Fig. 11. When the STP instruction is executed, oscillation is stopped with the internal clock ϕ in the high-level. Furthermore, FF $_{16}$ is set in prescaler X and 01 $_{16}$ in timer X, and the output, one-sixteenth of the oscillator output, is forcibly connected to the prescaler X input. This connection is released when, as mentioned in the timer section, timer X overflows or when resetting is accomplished. Oscillation re-starts when an interrupt is acknowledged but the internal clock ϕ remains high until timer X overflows. Only when timer X overflows is the internal clock ϕ supplied. This is because time is required for the oscillation to rise when a ceramic resonator or similar part is employed.

When the FST instruction is executed, SW_{OSC} closes and when the SLW instruction is executed, it opens. These instructions are used when RC oscillation is emploied and the oscillation frequency is changed. SW_{OSC} is closed during resetting.




Fig.11 Block diagram of clock generator circuit

When the address becomes the I/O expander address (D0₁₆ \sim DF₁₆), SW ϕ is connected to the output (CE=1) which is one-eighth of the oscillation frequency and at all other times it is connected to the output (CE=0) which is one-fourth of the same frequency. This is because a margin in terms of time is given to the signal exchange with the I/O expander.




Fig.12 Externally connected ceramic resonator circuit




Fig.13 External clock input circuit




Fig.14 External RC circuit

Figs. 12~14 give examples of clock generator circuits. The clock signal is produced if a ceramic resonator (or quartz crystal) is externally connected. X_{OUTF} is left open. The capacitance and other constants depend on the resonator itself and the values recommended by the manufacturer in question should be used.

When the external clock source is used it should be applied to the $X_{\rm IN}$ pin with pins $X_{\rm OUTS}$ and $X_{\rm OUTF}$ left open. An inverter is required externally for RC oscillation.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Addressing Modes

The M50740-XXXSP has 17 addressing modes and an extremely powerful memory access capability.

When extracting data required for arithmetic and logic operations from the memory or when storing the results of such operations in a memory using the appropriate instructions for this purpose, the memory address must be specified. Even when jumping to an address during a program, that particular address must be specified. The specification of the memory address is called addressing. The data required for addressing and the registers involved are now described. The M50740-XXXSP's instructions can be classified into three kinds, as shown in Fig. 15, by the byte number in the program memory required for configuring the instruction: 1-byte, 2-byte and 3-byte instructions. In each case, the first byte is known as the "operation code" which forms the basis of the instruction. The second or third byte is called the "operand" which affects the addressing. The contents of index registers X and Y also effect the addressing.

However many the addressing modes, there is no difference in the sense that a particular memory is specified. What differs is whether the operand or the index register contents or a combination of both should be used to specify the memory or jump destination. Based on these 3 methods, the range of variation is increased and the M50740-XXXSP's operation is enhanced by combinations of the bit operation instructions, jump instruction and arithmetic instructions. The accumulator or register is specified with a 1-byte instruction and so there is no operand byte, which is the part specifying the memory.

Actual addressing modes are now described by type.




Fig.15 Instruction byte configuration

Name

: Immediate addressing mode

Function

: Operand follow immediate after

opcode.

Instructions : ADC, AND, CMP, CPX, CPY,

EOR, LDA, LDX, LDY, ORA,

SBC


Example

Machine code

: Mnemonic ADC #\$A5

69₁₆ A5₁₆

*This symbol designates the immediate addressing mode.



Name

: Accumulator addressing mode

Function

: Operation is performed on ac-

cumulator.

Instructions: ASL, DEC, INC, LSR, ROL,


ROR

Example

: Mnemonic

Machine code

ROL A 2A₁₆



MITSUBISHI MICROCOMPUTERS

Name

: Zero page addressing mode

Function

: Operation is performed on the

zero page memory (00₁₆~FF₁₆)

Instructions: ADC, AND, ASL, BIT, CMP, COM, CPX, CPY, DEC, EOR,

INC, LDA, LDM, LDX, LDY, LSR, ORA, ROL, ROR, RRF,

SBC, STA, STX, STY, TST


Example

: Mnemonic

Machine code

ADC \$02

6516 0216



Name

: Zero page X addressing mode

Function

: Operation is performed on the memory which address is specified by adding the operand and contents of index register

X.

Instructions: ADD, AND, ASL, CMP, DEC, EOR, INC, LDA, LDY, LSR,

ORA, ROL, ROR, SBC, STA,


STY

Example

Machine code

: Mnemonic ADC \$1E,X

75₁₆ 1E₁₆



Name

: Zero page Y addressing mode

Function

Operation is performed on the memory which address is specified by adding the operand and contents of index register

Y.


Instructions : LDX, STX

Example

Machine code

: Mnemonic LDX \$02,Y

B6₁₆ 02₁₆



Name

: Absolute addressing mode

Function

Operation is performed on the memory which address is spe-

cified by first and second

operand.

Instructions : ADC, AND, ASL, BIT, CMP,

CPX, CPY, DEC, EOR, INC, JMP, JSR, LDA, LDX, LDY, LSR, ORA, ROL, ROR, SBC,

STA, STX, STY


Example

: Mnemonic

Machine code

ADC \$AD12

6D₁₆ 12₁₆ AD₁₆



MITSUBISHI MICROCOMPUTERS

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Name : Absolute X addressing mode

: Operation is performed on the **Function**

memory which address is specified by adding the contents of index register X and value indi-


cated first and second operand.

Instructions: ADC, AND, ASL, CMP, DEC,

EOR, INC, LDA, LDY, LSR, ORA, ROL, ROR, SBC, STA

Machine code Example : Mnemonic

ADC \$AD12,X 7D16 1216 AD16



Memory

: Absolute Y addressing mode Name

Function : Operation is performed on the


memory which address is specified by adding the contents of index register Y and value indi-

cated first and second operand. Instructions: ADC, AND, CMP, EOR, LDA,

LDX, ORA, SBC, STA

Example : Mnemonic Machine code

ADC \$AD12,Y 7916 1216 AD16



Memory

Name

: implied addressing mode

Function

: Implied addressing mode need

no operand.

Instructions: BRK, CLC, CLD, CLI, CLT, CLV, DEX, DEY, FST, INX, INY, NOP, PHA, PHP, PLA, PLP, RTI, RTS, SEC, SED, SEI, SET,


SLW, STP, TAX, TSX, TAY, TXA, TYA

Example

: Mnemonic CLC

Machine code

18₁₆ '



Carry flag reset

Name

: Relative addressing mode

Function

: Jumps to address which is pro-

duced by adding the contents of program counter and the

contents of operand.

Instructions: BCC, BCS, BEQ, BMI, BNE,

BPL, BRA, BVC, BVS

Example


: Mnemonic


Machine code

BCC *-12 90₁₆ F4₁₆ Jumps to -12 address when

carry flag(c) is cleared.

Proceed to next address when carry flag(c) is set.





MITSUBISHI MICROCOMPUTERS M50740-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Name

: Indirect X addressing mode

Function

: Operation is performed on the memory at address indicated by contents of consecutive 2 byte memory which first address is formed by adding operand and contents of index

register X.


Instructions: ADC, AND, CMP, EOR, LDA,

ORA, SBC, STA

Example

: Mnemonic Machine code

ADC (\$1E,X) 61₁₆ 1E₁₆



In this example, 00_{16} as data I and $\,14_{16}$ as data $\,I\!I\,$ have been stored beforehand.

Name

: Indirect Y addressing mode

Function

: Operation is performed on the memory addressed by adding the contents of index register Y and contents of consecutive 2 byte zero page memory which first address is specified by

operand.


Instructions : ADC, AND, CMP, EOR, LDA,

ORA, SBC, STA

Example

: Mnemonic Machine code

ADC (\$1E),Y 71₁₆ 1E₁₆



In this example, 00_{16} as data $\, I \,$ and 12_{16} as Data $\, I \! I \,$ have been stored beforehand.

Name

: Indirect absolute addressing

mode

Function

: Specifies consecutive 2-byte memories by contents of first and second operand and jumps to address indicated by con-

tents of these memories.

Instructions: JMP, JSR


Example

: Mnemonic

Machine code

JMP \$1400

6C₁₆ 00₁₆ 14₁₆



In this example, FF $_{16}$ as data $\, I \,$ and $1E_{16}$ as data $\, I \,$ have been stored beforehand.

Name

: Zero page indirect absolute

addressing mode

Function

: Specifies consecutive 2-byte memories in zero page area by

operand contents and jumps to adddress indicated by contents

of these memories.

Instructions : JMP, JSR


Example

: Mnemonic

Machine code

JMP \$05

B2₁₆ 05₁₆



In this example, FF₁₆ as data $\, {\rm I} \,$ and ${\rm 1E_{16}}$ as data $\, {\rm II} \,$ have been stored beforehand.

MITSUBISHI MICROCOMPUTERS M50740-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Name

: Special page addressing mode

Function

: Jumps to address in special 8 high-order area.

page address and 8 low-order address of jump distination is

1F₁₆ and contents of operand

respectively.

Instruction : JSR

Example


Machine code : Mnemonic

JSR ¥\$1FE0

22₁₆ E0₁₆

*This symbol denotes special

page mode.



Name

: Zero page bit addressing

mode

Function

: Operation is performed on the bit specified by 3 high-order bits of opcode, memory address containing this bit is

specified by operand.

Instructions : CLB, SEB


Example

: Mnemonic

Machine code

CLB 5,\$04

BF₁₆ 04₁₆



Name

: Accumulator bit addressing

mode

Function


: Specifies bit in accumulator by

3 high-order bits of opcode.

Instructions : CLB, SEB

Example : Mnemonic Machine code

BB₁₆ CLB 5,A



Name

: Zero page bit addressing

mode

Function

: Operation is performed on the bit specified by 3 high-order

bits of opcode, memory address containing this bit is

specified by operand.

Instructions : CLB, SEB

Example

: Mnemonic

Machine code

CLB 5,\$04


BF₁₆ 04₁₆

When accumulator bit 5 is cleared

Bit 5

Accumulator 0


Jump to *-12 address



When accumulator bit 5 is set

Bit 5 Accumulator 1

Advance to *address



MITSUBISHI MICROCOMPUTERS M50740-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Name

: Zero page bit relative address-

ing mode

Function

: Operation is performed on the bit specified by 3 high-order bits of opcode, memory address containing this bit is specified by first operand and, depending on the state of this special bit, jumps to the address indicated by the value produced by adding the second operand contents to the contents of the program counter.


Instructions : BBC, BBS

Example

: Mnemonic Machine code

BBC 5,\$04,-12 B7₁₆ 04₁₆ F4₁₆

Jump to * - 12 address when Advance to * address when 0416 address bit 5 is set. 04₁₆ address bit 5 is cleared.



Documentation Required for Ordering a Custom Mask

The following information should be provided when ordering a custom mask:

- (1) M50740-XXXSP mask confirmation sheet
- (2) ROM data

EPROM 3 sets

Programming Precautions

- (1) The frequency division ratio of the timers and prescalers is not 1/(n+1) but 1/(n+2).
- Select any numerical value except 0 for the set values of the timers and prescalers.
- (3) Even when the BBC or BBS instruction is executed immediately after the contents of the interrupt request bit has been changed by the program, the execution is still valid for the contents prior to the change. This means that for execution keyed to the contents subsequent to the change, the instruction should be executed after one of more instructions.
- (4) Data should be read from the timers and prescalers while there is no change in the prescaler input.
- (5) The decimal mode flag D is set to "1" and the ADC or SBC instruction is executed with decimal arithmetic and logic operations. In this case, the SEC or CLC instruction should be executed after one or more instructions from the ADC or SBC instruction.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

MACHINE INSTRUCTIONS

		·	L							Addı	'essi	ng :	mod	θ				1.		
Symbol	Function	Details		IMI	•		IM	M		A		E	ЗIТ,	A		ΖP		В	IT,Z	Р
			0P	n	#	OF	'n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#
ADC (Note 1)	When T=0 A←A+M+C	Adds the carry, accumulator and memory contents. The results are entered into the accumulator.				69	2	2							65	3	2			
	When T=1 M(X)←M(X)+M+C	Adds the contents of the memory in the address indicated by index register X, the contents of the memory specified by the addressing modes in the columns on the right, and the contents of the carry. The results are entered into the memory at the address indicated by index register X.														,				
AND (Note 1)	When T=0 A←A ∧ M When T=1 M(X) ←M(X) ∧ M	"AND-s" the accumulator and memory contents. The results are entered into the accumulator. "AND-s" the contents of the memory of the address indicated by index register X and the contents of the memory specified by the addressing modes in the columns on the right. The results are entered into the memory at the address indicated by index register X.				29	2	2							25	3	2			
ASL	7 0 C	1-bit shifts the contents of accumulator or contents of memory to the left. "0" enters 0th bit of memory or accumulator and the contents of the 7th bit enter carry flag.							OA	2	1				06	5	2			
BBC (Note 4)	Ab or Mb=0?	Branches when the contents of the bit specified in the accumulator or memory are "0".										13 2i	4	2				17 2i	5	3
BBS (Note 4)	Ab or Mb=1?	Branches when the contents of the bit specified in the accumulator or memory are "1".										03 2i	4	2				07 2i	5	3
BCC (Note 4)	C=0?	Branches when the contents of carry flag are "0".																		
BCS (Note 4)	C=1?	Branches when the contents of carry flag are "1".		i																
BEQ (Note 4)	Z=1?	Branches when the contents of zero flag are "1".																		
BIT	A^M	"AND-s" the contents of accumulator and mem- ory. The results are not entered anywhere.													24	3	2			
BMI (Note 4)	N=1?	Branches when the contents of negative flag are "1".																		
BNE (Note 4)	z=0?	Branches when the contents of zero flag are "0".																		
BPL (Note 4)	N=0?	Branches when the contents of negative flag are "0".																		
BRA	PC←PC±offset	Jumps to address where offset has been added to the program counter.																		
BRK	B←1 M(S)←PC _H S←S−1 M(S)←PC _L S←S−1 M(S)←PS S←S−1 PC _L ←AD _L PC _H ←AD _H	Executes software interrupt.	00	7	1						-									

2

M50740-XXXSP

															Ac	dre	ssin	g m	ode																Proc	ess	or s	tatus	reç	giste	r
1	ZP,>		<u> </u>	ZP,		I		BS		1	BS			BS			INE			P,II		L _	ND,		L.	ND,		l	REI			SP		7	6	5	4	3	2	1	0
			0P	n	#											0P	n	#	0P	n	#							0P	n	#	0Р	n	#	N	٧	т	В	D	1		С
75	4	2					6D	4	3	7D	5	3	79	5	3							61	6	2	71	6	2							N	V	•	•	•	•	Z	С
35	4	2					2D	4	3	3D	5	3	39	5	3							21	6	2	31	6	2			-				N	•	•	•	•	•	Z	•
<u></u>				<u> </u>	L	1							L				_	L	L			L									Ŀ				_					L	
16	6	2					0E	6	3	1E	7	3																						N	•	•	•		•	Z	С
																																		•	•	•	•	•	•	•	•
																																		•	•	•	•	•	•	•	•
						1																						90	2	2				•	•	•	·	•	•	•	•
_					L	1						ļ	L			-			_		-	-		_				B0 F0		2				•	•	•	•	•	•	•	•
					l	ŀ													İ									FU	2	-				•	ľ	•	•	•	ľ	•	
						1	2C	4	3																									M ₇	Me	•	•	•	•	Z	•
						1																						30						•	•	•	•	٠	•	•	•
					1	1								_			L		_		-	ļ.,		_				D0	<u> </u>			_		•	•	_	•	•	•	1	•
		-			1	1				_			_		_				_	1		_			-				4						•	•	•	•	•	•	
_				_	-	+		,				_	-		_	-	_		_	_		-	-	_	_			00	-	_		_				•	1	•	1	•	
									-																																

									•	ddr	essi	lng i	mod	0						
Symbol	Function	Details		MF	,		MN	1		Á		E	ЗIТ,	A		ZP		ВІ	T,Z	P.
			0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#
BVC (Note 4)	V=0?	Branches when the contents of overflow flag are "0."																		
BVS (Note 4)	V=1?	Branches when the contents of overflow flag are "1."														•			ļ	
CLB	A _b or M _b ←0	Clears the contents of the bit specified in the accumulator or memory to "0."										1B 2i	2	1				1F 2i	5	2
CLC	C←0	Clears the contents of the carry flag to "0."	18	2	1						Ι.									Γ
CLD	D ← 0	Clears the contents of decimal mode flag to "0."	D8	2	1											-				
CLI	1←0	Clears the contents of interrupt disable flag to "0."	58	2	1															
CLT	T←0	Clears the contents of X-modified arithmetic mode flag to "0."	12	2	1															
CLV	V ← 0	Clears the contents overflow flag to "0."	В8	2	1															
CMP (Note 3)	When T=0 A-M When T=1 M(X)-M	Compares the contents of accumulator and memory. Compares the contents of the memory specified by addressing modes in the columns on the right with the contents of the address indi-				C9	2	2							C5	3	2			
сом	M←M	cated by index register X. Formes one's complement of contents of memory, and store it into memory.								_			-		44	5	2			İ
СРХ	х-м	Compares the contents of index register X and memory.				ΕO	2	2							E4	3	2			r
CPY	Y-M	Compares the contents of index register Y and memory.				CO	2	2							C4	3	2			
DEC	A←A−1 or M←M−1	Decrements the contents of accumulator or memory by 1.							1A	2	1				C6	5	2			
DEX	x-x-1	Decrements the contents of index register X by 1.	CA	2	1															
DEY	Y ← Y−1	Decrements the contents of index register Y by 1.	88	2	1														L	
EOR (Note 1)	When T=0 A←A∀M When T=1 M(X)←M(X)∀M	"Exclusive-ORs" the contents of accumulator and memory. The results are stored into the accumulator. "Exclusive-ORs" the contents of the memory specified by the addressing modes in the columns on the right and the contents of the memory at the address indicated by index register X. The results are stored into the memory at the address indicated by index register X.				49	2	2							45	3	2			
FST		Connects oscillator output to X _{OUTF} .	E2	2	1	Г						Г		Г						Ī
INC	A←A+1 or M←M+1	Increments the contents of accumulator or memory by 1.							ЗА	2	1				E6	5	2		i	2
INX	x-x+1	Increments the contents of index register X by 1.	E8	2	1														 	
INY	YY+1	increments the contents of index register Y by	C8	2	1			-										П		Ī

2

M50740-XXXSP

												,				dres	ssing	g me	ode																Proc	ess	or st	atus	reç	jiste	r
	(P,			ZP,				BS			BS			BS			INE			P,IN		_	ND			ND,			REI			SP		7	6	5	4	3	2	1	0
0P	n	#	OF	'n	#	0	P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n		0P	n	#	N	٧	T	В	D	1	z	С
ļ							1													ļ		İ						50	2	2			1	•	•	•	•	•	•	•	•
																												70	2	2				•	•	•	•	٠	•	•	•
																																		•	•	•	•	•	•	•	•
						T																												•	•	•	•	•	•	•	0
					İ		1																											•	•	•	•	0	•	•	•
* -				Γ		Ī	1																											•	•	•	•	•	0	•	٠
					T	T	1																											•	•	0	•	•	•	٠	•
1					T	Ť	1											-		-	T	-												•	0	•	•	٠	•	•	•
D5	4	2	T			c	D	4	3	DD	5	3	D9	5	3					-		C1	6	2	D1	6	2					-	_	N	•	•	•	•	•	z	С
				ļ	ļ ļ.																										ĺ										
					T	1	†					-								Ī									 	-		T .		N	•	•	•	•	•	z	٠
			-		t	E	c	4	3					-											-									N	•	•	•	•	•	z	С
				-	-	С	c	`4	3		_	-		-			-		T	Ì		Ì	-	r			-					-	H	N	•	•	•	•	•	z	С
D6	6	2			t	c	Έ	6	3	DE	7	3			-		-	-	H	-	-		-			-	-		_			-	-	N	•	•	•	•	•	z	•
		-		\vdash	┢	\dagger	+			-		-			-			-	-		-	-	-	\vdash	-		-		-				-	N	•	•	•	•		z	
					t	t	+									-	-								-	-			_					N		-	•	•	•	z	•
55	4	2				4	D	4	3	5D	5	3	59	5	3							41	6	2	51	6	2							N	•	•	•	•	•	Z	•
F6	6	2	-	\vdash	+	+	ΞE	6	3	FE	7	3	-	-	-	-	-	-	-	-	\vdash	-	-	\vdash	 -	+-	-	-	-	-	H	-	-	• N	•	•	•	•	•	z	
	_	ļ		-	-	F	7	_		L		_	H	-	_		-	Ŀ	-	_	-	-	_	<u> </u>	L	-	_	-				_	,	N				•		z	
_	_		-	-	L	+	4		_	L	_	-	_	-	_	_	-	_	L	_	_	_		L	L	_	<u> </u>	_	_		•	_	_	N						z	
								- 1			ĺ																							'`	ľ	Ī	١	١	ľ	_	

			_						. /	Addr	ess	ing	mod	е					
Symbol	Function	Details		IM	Р		IMI	V		Α		1	віт,	Α	_	ΖP		В	IT,Z
			0P	n	#	0P	n	#	0P	n	#	OP	n	#	0P	n	#	0P	n
JMP	If addressing mode is ABS	Jumps to new address.	Γ	Γ		1	Γ	Γ		Γ		Π						П	\Box
	PC _L ←AD _L				ł							ļ							
	PC _H ←AD _H		Ì	1	ļ			1	1										
	If addressing mode is IND							ĺ											
	PC _L ←(AD _H , AD _L)		j	1	ļ			1			1	1							
	PC _H ←(AD _H , AD _L +1)	,			١.		İ	l	1		ľ								
	If addressing mode is ZP, IND))		1		-		İ	l	1	-						
	PC _L ←(00, AD _L)	•	l					1	1		ĺ		ĺ						ľ
	PC _H ←(00, AD _L +1)		_	_		\perp	<u> </u>	<u> </u>				<u> </u>							
JSR	M(S)←PC _H	After storing contents of program counter in			1		-	1	1			ĺ							
	S←S-1	stack, and jumps to new address.		1			ļ	1				1							
	M(S)←PCL			ĺ	1	ĺ	1	1		1		ĺ	l				l		
	S←S − 1				1	1						l							
	After executing the above,		ľ	İ	1	ĺ	ŀ	l		l		ì	١.						1
	if addressing mode is ABS,				ŀ														
	PC _L ←AD _L	-	l	l	1	1	ŀ	1	1		1	ł							
	PC _H ←AD _H		ŀ	1	ŀ	1						ì	Ì						
•	if addressing mode is SP,		İ	1	1		ł	1	l		1	ł	ŀ						
	PC _L ←AD _L		١,				ļ						1						
	PC _H ←FF			1] .	1	1	1	1	1	ļ	1	ľ				,		
	If addressing mode is ZP, IND,	·		Ì	1		1	l				l	ì						
	PC _L ←(00, AD _L)	·	1		1)	ļ] -			1							
	PC _H ←(00, AD _L +1)		ļ	_	1	-	L	_	L	_	<u>L</u>	_	ــــ				L.		
LDA (When T=0	Load accumulator with contents of memory.	1			A9	2	2		Ι,]	1)		Α5	3	2		
(Note 2)	A←M							ļ.				1						1	. [
	When T=1	Load memory indicated by index register X with	ļ]	1		1	}				l							
	M(X)←M	contents of memory specified by addressing	1		1	1		ļ											
		mode shown in right column.	ļ_	-	╙	╄	1	<u> </u>	ļ_	L		<u> </u>		_					
LDM	M⊷IMM	Load memory with immediate value.	ŀ	-	ĺ		ĺ						[3C	4	3		
LDX	X←M	Load index register X with contents of memory.	-		-	A2	2	2	-	-		-			Α6	3	2		+
LDY	Y←M	Load index register Y with contents of memory.	-	-	H	AO	2	2	-	-	_	-	┝		A4	3	2		-
							-	-	1			l							
LSR	7 0 0→□□→C	Shift the contents of accumulator or memory to							4A	2	1				46	5	2		
	0 → □ → C	the right by one bit.	1			1	1	Ì				1							-
		0th bit of accumulator or memory is stored in	١.		١.		1		1			Į	1						
		carry, 7th bit is cleared.		ŀ	ľ				l			l							
NOP	PC←PC+1	No operation.	ΕΛ	2	1	+	-	-	-	-	-	-	-		-	_	_	-	+
ORA	When T=0	Produce the logical OR of the contents of mem-	-	<u>Γ</u>	t	00	2	2	+		-	+-	t^-	\vdash	05	3	2	\vdash	\dashv
(Note 1)	A-AVM	ory and accumulator. The result is stored in	[03	-	1	1		ĺ	ί.	1		"	٦	-		
		accumulator.							1				1						
	When T=1	produce the logical OR of contents of memory	1		İ	Ì			Ì		1	l	1						- 1
	M(X) ←M(X) VM	indicated by index register X and contents of			1	1			1		1	1							-
	(74)	memory specified by addressing mode shown	1		1	}	1				1	ł	1						
		in right column. The result is stored in memory	1		1		1					1							
	1	of address specified by index register X.	1	1		1			1				1	Į į)		

2

M50740-XXXSP

					_									Ad	dres	sing	mo	ode					_										1	Proc	ess	or st	tatus	reç	iste	r
Z	'P,>	<	:	ZP,	Y		ABS	3 -	. A	BS,	X	Α	BS,	Y,		INC)	z	P,IN	ID	11	ND,	X	11	ND,	Y	-1	REI	_ [SP		7	6	5	4	3	2	1	0
0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n							#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	N	٧	T	В	D	1	z	С
	*					4C	3	3							6C	5	3	B2	4	2													•	•	•	•	•	•	•	•
						20	6	3										02	7	2										22	5	2	•	•	•	•	•	•	•	
В5	4	2				AD	4	3	ВD	5	3	В9	5	3							A1	6	2	B1	6	2							N	•	•	•	•	•	Z	•
																																	•	•	•	•	•		•	•
			В6	4	2	AE	4	3				BE	5	3																			N	٠	•	٠	•	•	Z	
В4	4	2				AC	4	3	вс	5	3																						N	•	•	•	•	•	z	•
56	6	2				4E	6	3	5E	7	3																						0	•	•	•	•	•	Z	Ç
15	4	2				OD.	4	3	1D	5	3	19	5	3							01	6	2	11	6	2					3		N.	•	•	•	•	•	z	•

			L						/	Addr	ess	ing	mod	0						_
Symbol	Function	Details	П	MF	•	1	ММ	1		A		E	віт,	A		ΖP		ВІ	IT,Z	P
			0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#
PHA	M(S)←A S←S−1	Saves the contents of the accumulator in the memory at the address indicated by the stack pointer and	48	3	1										-					
		decrements the contents of stack pointer by 1.			-	_			_				1	<u> </u>	<u> </u>	ļ		Н	_	_
PHP	M(S)←PS	Saves the contents of processor status register	08	3	1	i						ĺ	١.					i		
	s⊷s—1	in the memory at the address indicated by the stack pointer and decrements the contents of stack pointer by 1.							!											
PLA	s←s+1	Increments the contents of stack pointer by 1 and	68	4	1								1						ıl	
	A←M(S)	pulls from the memory at the address indicated by											-		1		ĺ			
		the stack pointer, and store it in accumulator.	L		_	<u>L</u>						<u> </u>	1	_					Ш	
PLP	S←S+1 PS←M(S)	increments the contents of stack pointer by 1 and pulls from the memory at the address indi- cated by the stack pointer, and store it in pro-	28	4	1		!													
	,	cessor status register.	1			1			ł			l	l	l	1	l	l		il	
ROL	7 0	Connects the carry flag and the accumulator or							2A	2	1,			Г	26	5	2			_
	← □ ← © ←	memory and rotates the contents to the left by 1 bit.										L		_						
ROR	7 0	Connects the carry flag and the accumulator or	1			1			6A	2	1				66	5	2		-	
		memory and rotates the contents to the right by 1 bit.													00					
RRF	7 0	Rotates the contents of memory to the right by 4 bits.				ļ									82	8	2			
RTI	$S \leftarrow S+1$ $PS \leftarrow M(S)$ $S \leftarrow S+1$ $PC_L \leftarrow M(S)$ $S \leftarrow S+1$ $PC_H \leftarrow M(S)$	Returns from the interrupt routine to the main routine.	40	6	1															/
RTS	S←S+1 PC _L ←M(S) S←S+1 PC _H ←M(S)	Returns from the subroutine to the main routine.	60	6	1															
SBC	When T=0	Subtracts the contents of memory and carry flag	t	Ħ	T	E9	2	2	t	\vdash	┢	†	$^{+}$	T	E5	3	2	T	\Box	_
(Note 1)	A-A-M-C	from the contents of accumulator. The results	1		1		-	-	l				1	1		1	-			
		are stored into the accumulator.						ļ					1		1					i
	When T=1	Subtracts contents of carry flag and contents of	1						1			1	-		-	l			ļ. l	
	$M(X) \leftarrow M(X) - M - C$	the memory indicated by the addressing modes							1.			1								
		shown in the columns on the right from the	1			١.			ĺ		ŀ	ĺ				-		1		
		memory at the address indicated by index reg-			ŀ	l		l												
		ister X. The results are stored into the memory	İ		1				İ			1			'					
050		of the address indicated by index register X.	┼	⊢	\vdash	╀		Ė	╁	-			+	+	+-	 	+-	<u></u>	-	2
SEB	A _b or M _b ←1	Sets the specified bit contents of accumulator or memory to "1."	38	_	1	Ĺ				ļ	_	21	3 2	1	ļ 	_		QF 2i	5	Ĺ
SEC	C←1	Sets the contents of carry flag to "1."	+	-	-	1	-	-	\vdash	-	⊢	\vdash	+	+	+	╁	-	╀	-	\vdash
SED	D ← 1	Sets the contents of decimal mode flag to "1."	F8	L	Ŀ				_					<u> </u>					L	
SEI	1←1	Sets the contents of interrupt disable flag to "1."			1	_				_			1					L	_	
SET	Τ←1	Sets the contents of X-modified arithmetic mode flag to "1."			1	_		Ĺ				_				_				
SLW		Releases the connection between the oscillator output and pin X _{OUTF} .	C2	2	1															

2

M50740-XXXSP

Ĺ														Ad	dres	sing	mo	de																Proc	ess	or st	atus	reç	jiste	r
	Ρ,>			ZP,			ABS			BS			BS,			NE				D		۱D,			۱D,		L	REL			SP			6	5	4	3	2	1	0
0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0Р	n	#	0P	n	#	N	v	Т	В	D	1	z	С
													į																				•	•	•	•	•	•	•	•
																																	•	•	•	•	•	•	•	•
																																	N	•	•	•	•	•	Z	•
																																	.,	(Va	lue	save	ed i	n sta	ack)	
36	6	2				2E	6	3	3E	7	3															-							N	•	•	•	•	•	z	С
76	6	2				6E	6	3	7E	7	3						_									-							Z	•	•	•	•	•	Z	С
											-												_						_				•	•	•	•		•	•	•
					-							_	-													ļ ——								(Va	lue	save	ed in	n sta	ick)	
																					ı															·.				
												i				-								,									•	•	•	•	•	•	•	•
F5	4	2				ED	4	3	FD	5	3	F9	5	3							E1	6	2	F1	6	2							Z	V	•	•	•	•	Z	С
																																	•		•	•	•			
\dashv					L																								_							•				
	-	_		-	-			-		-	-		-				-		-						•				-				•	•	•	•	1	•	1	1
								-																	:				_				•	•	•	•	•	1	•	
											-					-	-									-			-				•	•	1	•	•	•	•	•
							-			\vdash	-									-						-							•	•	•	•	•	•	•	•

									-	Addı	ress	ing i	mod	ie						
Symbol	Function Details	Details		М	>		M	1		Α		E	3IT,	Α		ΖP		ВІ	T,ZI	Р
			0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#
STA	M←A	Stores the contents of accumulator in the memory.											,		85	4	2			
STP		Stops the oscillation of the oscillator.	42	2	1	Γ		Г							Γ				-	
STX	м⊷х	Stores the contents of index register X in the memory.													86	4	2			
STY	M←Y	Stores the contents of index register Y in the memory.													84	4	2			
TAX	X←A	Transfers the contents of accumulator to index register X.	AA	2	1															
TAY	Y←A	Transfers the contents of accumulator to index register Y.	A8	2	.1															
TST	M=0?	Tests whether the contents of memory are "0" or not.													64	3	2			
TSX	x⊷s	Transfers the contents of stack pointer to index register X.	ВА	2	1															
TXA	A+-X	Transfers the contents of index register X to the accumulator.	8A	2	1															-
тхѕ	S←X	Transfers the contents of index register X to the stack pointer.	9A	2	1															
TYA	A←Y	Transfers the contents of index register Y to the accumulator.	98	2	1															-

Note 1: The number of cycles "n" is added by 3 when T is 1.
2: The number of cycles "n" is added by 2 when T is 1.

3 : The number of cycles "n" is added by 1 when T is 1.
4 : The number of cycles "n" is added by 2 when branching has occurred.

Symbol	Contents	Symbol	Contents
IMP	Implied addressing mode	+	Addition
IMM	Immediate addressing mode	<u> </u>	Subtraction
Α	Accumulator or accumulator addressing mode	^	AND
		V	OR
BIT, A	Accumulator bit relative addressing mode	₩	Exclusive-OR
ļ		.] —	Negation
ZP	Zero page addressing mode	←	Shows direction of data flow
BIT, ZP	Zero page bit relative addressing mode	x	Index register X
,		Y	Index register Y
ZP, X	Zero page X addressing mode	s	Stack pointer
ZP, Y	Zero page Y addressing mode	PC	Program counter
ABS	Absolute addressing mode	PS	Processor status register
ABS, X	Absolute X addressing mode	PCH	8 high-order bits of program counter
ABS, Y	Absolute Y addressing mode	PC _L	8 low-order bits of program counter
IND	Indirect absolute addressing mode	AD _H	8 high-order bits of address
		ADL	8 low-order bits of address
ZP, IND	Zero page indirect absolute addressing mode	(AD _H , AD _L)	Contents of memory at address indicated by AD _H and
			AD _L , in AD _H is 8 high-order bits and AD _L is low-order bits.
IND, X	Indirect X addressing mode	(00, AD _L)	Contents of address indicated by zero page AD _L
IND, Y	Indirect Y addressing mode	FF	FF in Hexadecimal notation
REL	Relative addressing mode	М	Memory specified by address designation of any
SP	Special page addressing mode	}	addressing mode
С	Carry flag	M (X)	Memory of address indicated by contents of index
Z	Zero flag	ĺ	register X
1	Interrupt disable flag	M (S)	Memory of address indicated by contents of stack pointer
D	Decimal mode flag	Ab	1 bit of accumulator
В	Break flag	Mb	1 bit of memory
T	X-modified arithmetic mode flag	OP	Opcode
V	Overflow flag	n	Number of cycles
N	Negative flag	# *	Number of bytes

2

M50740-XXXSP

														Ad	dres	sing	g mo	ode															F	Proc	ess	or st	atus	reç	jiste)r
7	ZP,	X	:	ZP,	Y		ABS	s	A	BS	,х	Α	BS	Y,		INC)	ZI	P,IN	ID	II	۱D,	x	11	ND,	Υ		REI	_		SP		7	6	5	4	3	2	1	0
0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0Р	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	0P	n	#	N	٧	Т	В	D	ı	z	С
95	5	2				8D	5	3	9D	6	3	99	6	3							81	7	2	91	7	2							•	•	•	•	2 •	•	•	•
	Τ.		T					<u> </u>									-	-									<u> </u>			m	T		•	•	•	•	•	•	•	•
			96	5	2	8E	5	3																									•	•	•	•	•	٠	•	•
94	5	2				8C	5	3																									•	•	•	•	٠	٠	•	•
																						-											Z	•	•	•	•	•	z	•
							,								:																		Z	•	•	•	•	٠	z	•
																											-						Z	•	•	•	•	•	z	•
																				-								-					Z	٠	•	•	•	•	z	•
						,								,																			Ν	•	•	•	•	•	z	•
																							-										•	•	•	•	•	•	٠	•
																				-							T						Ν	•	•	•	•	•	z	•

MITSUBISHI MICROCOMPUTERS M50740-XXXSP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

LIST OF INSTRUCTION CODES

	D ₃ ~D ₀	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
7~D₄	kadecimai notation	0	1	2	3	4	5	6	7	8	9 -	A	В	C _i	D	E	F
0000	0	BRK	ORA	JSR ZP, IND	BBS 0, A	-	ORA ZP	ASL ZP	0.2P	PHP	ORA	ASL A	SEB 0, A	_	ORA ABS	ASL ABS	SEE 0, ZF
0001	1.	BPL	ORA IND, Y	CLT	BBC 0, A	_	ORA ZP, X	ASL ZP, X	88G 0, 2P	CLC	ORA ABS. Y	DEC	CLB 0. A	_	OF A	ASL ABS X	CLI 0, Z
0010	2	JSA ABB	AND IND, X	JSR SP	BBS 1, A	BIT ZP	AND ZP	ROL ZP	BBS 1.ZP	PLP	AND	ROL	SEB 1, A	EIT AES	AND	ROL	SEE
0011	3	ВМІ	AND	SET	BBC 1, A	_	AND ZP, X	ROL ZP, X	BBC 1, ZP	SEC	AND ABS Y	INC A	CLB	LDM	AND	ROL ABS, X	CLI 1, Z
0100	4	RTI	EOR	STP	BBS 2, A	COM ZP	EOR	LSR	BBS 7.70	РНА	EOR	LSR	SEB 2, A		EOR	L	SEI
0101	5	BVC	EOR IND, Y	-	BBC 2. A	-	EOR ZP, X	LSR ZP, X	2 ZF	CLI	EOR ABS, Y	_	CLB 2, A	_	EOR ABS X	LSR AGS X	CLI 2, Z
0110	6	RTS	ADC	_	BBS 3, A	TST ZP	ADC ZP	ROR ZP	888 3. ZP	PLA	ADC IMM	ROR A	SEB 3, A	JMP IND	ADC ABC	BOR	SE 3, 2
0111	7	BVS	ADC	_	BBC 3, A	_	ADC ZP, X	ROR ZP, X	BEC 8 ZP	SEI	ADG ABS. Y	-	CLB 3, A	_	ADO	ROR ABS: X	OL 3, 2
1000	8	BRA	STA	RRF ZP	BBS 4, A	STY ZP	STA ZP	STX	885 4.2F	DEY	_	TXA	SEB 4, A	STY	STA ABS	STX ABS	SE 4. 2
1001	9	всс	STA	-	BBC 4, A	STY ZP, X	STA ZP, X	STX ZP, Y	BBC 4.2P	TYA	STA ABS, Y	TXS	CLB 4, A	_	STA	_	CL 4, 2
1010	A	LDY	LDA	LDX	BBS 5. A	LDY ZP	LDA ZP	LDX ZP	888 8 ZP	TAY	LDA IMM	TAX	SEB 5, A	LOY	EDA AE	LDX ABS	SE 5, 2
1011	В	BCS	LDA	JMP ZP, IND	BBC 5, A	LDY ZP, X	LDA ZP, X	LDX ZP, Y	880 5. ZP	CLV	LDA ABS, Y	TSX	CLB 5, A	LDY ABS, X	LDA ABS X	LDX ABS. Y	CL 5, Z
1100	С	CPY	CMP	sLW	BBS 6, A	CPY	CMP	DEC	888 6 ZP	INY	CMP IMM	DEX	SEB 6, A	CPY AGS	CMP ABS	OEC ABS	SE 6, 2
1101	D	BNE	CMP	_	BBC 6, A	· -	CMP ZP, X	DEC ZP, X	880 6, ZP	CLD	CMP ABS, Y	_	CLB 6, A		CMP ABS A	DEC	CL 6, 2
1110	E	CPX IMM	SBC IND, X	FST	BBS 7, A	CPX ZP	SBC	INC ZP	888 7, 29	INX	SBC	NOP	SEB	CPX ABS	SBC	INC ABS	SE 7, 2
1111	F	BEQ	SBC IND, Y	_	BBC 7, A	-	SBC ZP, X	INC ZP, X	BBC 7 ZP	SED	SBC ABS Y	-	CLB	_	SEC ABS, X	INC	CL.

3-byte instruction

2-byte instruction

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V _{CC}	Supply voltage		-0.3~7	٧
Vı	Input voltage, R ₀ ~R ₃ , CNV _{SS} , RESET, X _{IN}		-0.3~7	. V
Vı	Input voltage, P3 ₀ ~P3 ₇		-3.0~V _{cc} +0.3	٧
Vi	Input voltage, INT P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , CNTR	W/4	−0.3~13	٧
Vo	Output voltage, R ₀ ~R ₃	With respect to VSS;	-0.3~7	٧
V _o	Output voltage, P3 ₀ ~P3 ₇ , X _{OUTF} , X _{OUTS} , φ, R/W, CE, RESET _{OUT}	output transistors cut-off	-0.3~V _{cc} +0.3	v
Vo	Output voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ CNTR		-0.3~13	V
Pd	Power dissipation	T _a = 25℃	1000	mW
Topr	Operating temperature		-10~70	°.
Tstg	Storage temperature		-40~125	င

RECOMMENDED OPERATING CONDITIONS ($T_a = -10 \sim 70 ^{\circ}\text{C}$, $V_{cc} = 5V \pm 10 \%$, unless otherwise noted)

Cumahad	Parameter		Limits		Unit
Symbol	Parameter	Min	Тур	Max	Unit
V _{cc}	Supply voltage	4.5	5	5.5	V
V _{ss}	Supply voltage		0		٧
ViH	High-level input voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , R ₀ ~R ₃ , CNV _{SS}	0.8V _{CC}		V _{cc}	٧
VIH	High-level input voltage, CNTR, INT	0.8V _{CC}		Vcc	٧
ViH	High-level input voltage, RESET	0.48V _{CC}		Vcc	V
VIH	High-level input voltage, X _{IN}	0.8V _{CC}		Vcc	٧
VIL	Low-level input voltage, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₇ , R ₀ ~R ₃ , CNV _{SS}	· 0 ·		0.2V _{CC}	V
VIL	Low-level input voltage, CNTR, INT	0		0.2V _{CC}	.V
V _{IL}	Low-level input voltage, RESET	0		0.12V _{CC}	V
VIL	Low-level input voltage, X _{IN}	0		0.2V _{CC}	V
f _(\$\phi\$)	Internal clock oscillation frequency			4	MHz

Note 1: A high-level input voltage for ports P0, P1, P2, CNTR and INT of up to +12V may be supplied.

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, $f_{(\phi)} = 4MHz$, unless otherwise noted)

Symbol	December	Test conditions		Limits		Unit
Symbol	Parameter	rest conditions	Min	Тур	Max	Unit
V _{OH}	High-level output voltage, P3₀~P3 ₇	$V_{CC} = 5V, T_a = 25^{\circ}C$ $I_{OH} = -10mA$	3	7.		٧
V _{OH}	High-level output voltage, ø, R/W, CE, RESET _{OUT}	$V_{CC} = 5V$, $T_a = 25^{\circ}C$ $I_{OH} = -2.5 \text{mA}$	3			٧,
V _{OL}	Low-level output voltage, P0 ₀ ~ P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ R ₀ ~R ₃ , CNTR	$V_{CC} = 5V, T_{A} = 25^{\circ}C$ $I_{OL} = 10 \text{mA}$		_	2	٧
V _{OL}	Low-level output voltage, ϕ , R/W, $\overline{\text{CE}}$, $\overline{\text{RESET}_{\text{OUT}}}$	$V_{CC} = 5V$, $T_a = 25^{\circ}C$ $I_{OL} = 5mA$			2	٧
$V_{T+}-V_{T-}$	Hysteresis, CNTR, INT	V _{CC} = 5V, T _a = 25°C	0.3		1	V
$V_{T+}-V_{T-}$	Hysteresis, RESET	V _{CC} = 5V, T _a = 25°C		0.5	0.7	· V
$V_{T+}-V_{T-}$	Hysteresis, X _{IN}	V _{CC} = 5V, T _a = 25℃	0.1		0.5	٧
I _{IL}	Input leakage current, P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ INT, CNTR	$V_{CC} = 5V, T_{a} = 25^{\circ}C$ $0 \le V_{I} \le 12V$	-12		12	μΑ
I _{IL}	Input leakage current, P3 ₀ ~P3 ₇ , R ₀ ~R ₃ , CNV _{SS} , RESET, X _{IN}	$V_{CC} = 5V, T_a = 25^{\circ}C$ $0 \le V_1 \le 5V$	-5	. *	5	μA
lcc	Supply current	$P3_0 \sim P3_7$: V_{CC} , output pins open V_{SS} for all input $V_{CC} = 5V$ and output pins $T_a = 25^{\circ}C$ except $P3_0 \sim P3_7$		3	6	mA

TIMING REQUIREMENTS SINGLE CHIP MODE ($v_{cc} = 5v \pm 10\%$, $v_{ss} = 0v$, $\tau_a = 25\%$, $f_{(\phi)} = 4\text{MHz}$, unless otherwise noted)

Complete	D	Total and distant		Limits	•	Unit	
Symbol	Parameter	Test conditions	Min	Тур	Max	Unit	
tsu (POD-ø)	Port P0 input setup time		270			ns	
t _{SU} (P1D-ø)	Port P1 input setup time		270			ns	
t _{SU (P2D-ø)}	Port P2 input setup time		270			ns	
tsu (P3D-ø)	Port P3 input setup time		270			ns	
tsu (RD-ø)	Port R input setup time		330			ns	
th (#-P0D)	Port P0 input hold time		0			ns	
th (#-P1D)	Port P1 input hold time	-	0			ns	
th (#-P2D)	Port P2 input hold time		0			ns	
th (p-P3D)	Port P3 input hold time		0			ns	
th (*RD)	Port R input hold time		. 0			ns	
t _C	External clock input cycle time		250			ns	
tw	External clock input pulse width		75			nş	
tr	External clock rise time				25	ns	
tf	External clock fall time				25	ns	

Symbol	Parameter	Toot conditions		Unit			
Symbol	Parameter	Test conditions	Min	Тур	Max	Unit	
td(ø-POQ)	Port P0 data output delay time	Fig.16			230	ns	
td(ø-P1Q)	Port P1 data output delay time	Fig.16			230	ns	
td(ø-P2Q)	Port P2 data output delay time	Fig.16			230	ns	
td(ø-P3Q)	Port P3 data output delay time	Fig.17			200	ns	
td(ø-RA)	Port R address output delay time	Fig.16			200	ns	
td(ø-RAF)	Port R address output delay time	Fig.16	0		200	ns	
td(ø-RQ)	Port R data output delay time	Fig.16			200	ns	
td(ø-RQF)	Port R data output delay time	Fig.16			200	ns	
td(ø-CE)	CE output delay time	Fig.18			200	ns	
td(≠RW)	R/W output delay time	Fig.18			100	ns	




Fig.16 Port P0~P2, R test circuit




Fig.17 Port P3 test circuit





Fig.18 CE, R/W test circuit

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TIMING DIAGRAMS

Single chip mode



Single chip mode (continued evaluation)

