


# MITSUBISHI DATA BOOK 1984


## SINGLE-CHIP MICROCOMPUTERS



# **MITSUBISHI DATA BOOK 1984**

---

## **SINGLE-CHIP MICROCOMPUTERS**



All values shown in this catalogue are subject to change for product improvement.

The information, diagrams and all other data included herein are believed to be correct and reliable. However, no responsibility is assumed by Mitsubishi Electric Corporation for their use, nor for any infringements of patents or other rights belonging to third parties which may result from their use.

---

---

**GUIDANCE**

**1**

---

---

**MELPS 760 MICROCOMPUTERS**

**2**

---

---

**MELPS 740 MICROCOMPUTERS**

**3**

---

---

**MELPS 8-48 MICROCOMPUTERS**

**4**

---

---

**MELPS 8-41 SLAVE MICROCOMPUTERS**

**5**

---

---

**LSIs FOR PERIPHERAL CIRCUITS**

**6**

---

---

**MICROCOMPUTER SUPPORT SYSTEMS**

**7**

---

---

**APPENDICES**

**8**



**1 GUIDANCE**

|   | page |
|---|------|
| Index by Function .....                         | 1-3  |
| Development Support Systems .....               | 1-4  |
| Ordering Information .....                      | 1-5  |
| Package Outlines .....                          | 1-7  |
| Letter Symbols for The Dynamic Parameters ..... | 1-10 |
| Symbolology .....                               | 1-13 |
| Quality Assurance and Reliability Testing ..... | 1-16 |
| Precaution in Handling MOS IC/LSIs .....        | 1-18 |

**2 MELPS 760 MICROCOMPUTERS**

|                         |  |     |
|-------------------------|--|-----|
| M50760-XXXP/M50761-XXXP | Single-Chip 4-Bit CMOS Microcomputer ..... | 2-3 |
|-------------------------|--|-----|

**3 MELPS 740 MICROCOMPUTERS**

|             |  |     |
|-------------|--|-----|
| M50740-XXXP | Single-Chip 8-Bit CMOS Microcomputer ..... | 3-3 |
|-------------|--|-----|

**4 MELPS 8-48 MICROCOMPUTERS**

|  |  |      |
|--|--|------|
| Functions of MELPS 8-48 Microcomputers ..... | 4-3  |      |
| M5L8048-XXXP/M5L8035LP                       | Single-Chip 8-Bit Microcomputer .....      | 4-21 |
| M5L8049-XXXP, P-8, P-6/M5L8039P-11, P-8, P-6 | Single-Chip 8-Bit Microcomputer .....      | 4-25 |
| M5L8049H-XXXP/M5L8039HLP                     | Single-Chip 8-Bit Microcomputer .....      | 4-29 |
| M5M8050H-XXXP/M5M8040HP                      | Single-Chip 8-Bit Microcomputer .....      | 4-34 |
| M5M8050L-XXXP/M5M8040LP                      | Single-Chip 8-Bit Microcomputer .....      | 4-39 |
| M5M80C49-XXXP/M5M80C39P-6                    | Single-Chip 8-Bit CMOS Microcomputer ..... | 4-44 |

**5 MELPS 8-41 SLAVE MICROCOMPUTERS**

|  |                           |      |
|--|---------------------------|------|
| Functions of MELPS 8-41 Slave Microcomputers ..... | 5-3                       |      |
| M5L8041A-XXXP                                      | Slave microcomputer ..... | 5-25 |
| M5L8042-XXXP                                       | Slave microcomputer ..... | 5-32 |

**6 LSIs FOR PERIPHERAL CIRCUITS**

|                                     |  |      |
|-------------------------------------|--|------|
| M50780SP/M50781SP/M50782SP/M50783SP | Input/Output Expander .....                        | 6-3  |
| M50784SP                            | Input Expander .....                               | 6-9  |
| M50786SP                            | Input/Output Expander .....                        | 6-11 |
| M50790SP                            | Input/Output Expander .....                        | 6-16 |
| M5L8243P                            | Input/Output Expander .....                        | 6-26 |
| M5M82C43P                           | Input/Output Expander .....                        | 6-32 |
| M5L8155P                            | 2048-Bit Static RAM with I/O Ports and Timer ..... | 6-39 |
| M5L8156P                            | 2048-Bit Static RAM with I/O Ports and Timer ..... | 6-47 |

**7 MICROCOMPUTER SUPPORT SYSTEMS**

|           |  |      |
|-----------|--|------|
| PC4000    | Debugging Machine .....                                    | 7-3  |
| PC9000    | Cross Assembler Machine .....                              | 7-7  |
| PC9100    | 16-Bit CPU Softwear Development System .....               | 7-10 |
| PC9001CPM | CP/M Software for PC9000 .....                             | 7-14 |
| PC9004    | Interface Cable Between PC9000 and PC4000 .....            | 7-16 |
| PC9005    | Printer Interface Cable .....                              | 7-17 |
| PCA4040   | MELPS 740 Dedicated Board(M50740-XXXP, M50741-XXXP) .....  | 7-18 |
| PCA4060   | MELPS 760 Dedicated Board(M50760-XXXP, M50761-XXXP) .....  | 7-20 |
| PCA4340   | MELPS 740 Evaluation Board(M50740-XXXP, M50741-XXXP) ..... | 7-22 |
| PCA4360   | MELPS 760 Evaluation Board(M50760-XXXP, M50761-XXXP) ..... | 7-23 |

---

|         |                             |      |
|---------|-----------------------------|------|
| PCA8400 | MELPS 8-48 Dedicated Board  | 7-24 |
| PCA8403 | MELPS 8-48 Evaluation Board | 7-26 |

## 8 APPENDICES

|                                     |      |
|-------------------------------------|------|
| MELPS 760 Mask ROM Ordering Method  | 8-3  |
| MELPS 740 Mask ROM Ordering Method  | 8-5  |
| MELPS 8-48 Mask ROM Ordering Method | 8-7  |
| MELPS 8-41 Mask ROM Ordering Method | 8-10 |

Contact Address for Further Information

---

**GUIDANCE**

---

**1**



**MITSUBISHI MICROCOMPUTERS**  
**INDEX BY FUNCTION**

1

| Type | Circuit function and organization | Structure | Supply voltage (V) | Electrical characteristics |                       |                      |                      | Package | Interchangeable products | Page |
|------|-----------------------------------|-----------|--------------------|----------------------------|-----------------------|----------------------|----------------------|---------|--------------------------|------|
|      |                                   |           |                    | Typ pwr dissipation (mW)   | Max. access time (ns) | Min. cycle time (ns) | Max. frequency (MHz) |         |                          |      |
|      |                                   |           |                    |                            |                       |                      |                      |         |                          |      |

**■MELPS 760 Microcomputers**

|             |                          |      |       |   |   |      |     |      |   |     |
|-------------|--------------------------|------|-------|---|---|------|-----|------|---|-----|
| M50760-XXXP | 1K-Byte Mask-Prog. ROM   | C,Si | 5±10% | 2 | — | 10μs | 0.4 | 20P4 | — | 2-3 |
| M50761-XXXP | 0.5K-Byte Mask-Prog. ROM | C,Si | 5±10% | 2 | — | 10μs | 0.4 | 20P4 | — | 2-3 |

**■MELPS 740 Microcomputers**

|              |                        |      |       |    |   |     |   |       |   |     |
|--------------|------------------------|------|-------|----|---|-----|---|-------|---|-----|
| M50740-XXXSP | 3K-Byte Mask-Prog. ROM | C,Si | 5±10% | 20 | — | 2μs | 4 | 52P4B | — | 3-3 |
|--------------|------------------------|------|-------|----|---|-----|---|-------|---|-----|

**■MELPS 8-48 Microcomputers**

|                |                                |         |       |     |   |      |    |      |         |      |
|----------------|--------------------------------|---------|-------|-----|---|------|----|------|---------|------|
| M5L8048-XXXP   | 1K-Byte Mask-Prog. ROM         | N,SI,ED | 5±10% | 325 | — | 2500 | 6  | 40P4 | i8048   | 4-21 |
| M5L8035LP      | External ROM Type,64-Byte RAM  | N,SI,ED | 5±10% | 325 | — | 2500 | 6  | 40P4 | i8035L  | 4-21 |
| M5L8049-XXXP   |                                |         |       | 500 | — | 1360 | 11 |      | i8049   |      |
| M5L8049-XXXP-8 | 2K-Byte Mask-Prog. ROM         | N,SI,ED | 5±10% | 500 | — | 1875 | 8  | 40P4 | —       | 4-25 |
| M5L8049-XXXP-6 |                                |         |       | 500 | — | 2500 | 6  |      | —       |      |
| M5L8039P-11    |                                |         |       | 500 | — | 1360 | 11 |      | i8039   |      |
| M5L8039P-8     | External ROM Type,128-Byte RAM | N,SI,ED | 5±10% | 500 | — | 1875 | 8  | 40P4 | —       | 4-25 |
| M5L8039P-6     |                                |         |       | 500 | — | 2500 | 6  |      | i8039-6 |      |
| M5L8049H-XXXP  | 2K-Byte Mask-Prog. ROM         | N,SI,ED | 5±10% | 250 | — | 1360 | 11 | 40P4 | i8049H  | 4-29 |
| M5L8039HLP     | External ROM Type,128-Byte RAM | N,SI,ED | 5±10% | 250 | — | 1360 | 11 | 40P4 | i8039HL | 4-29 |
| M5M80C49-XXXP* | 2K-Byte Mask-Prog. ROM         | C,SI    | 5±10% | 25  | — | 2500 | 6  | 40P4 | —       | 4-44 |
| M5M80C39P-6    | External ROM Type,128-Byte RAM | C,SI    | 5±10% | 25  | — | 2500 | 6  | 40P4 | —       | 4-44 |
| M5M8050H-XXXP  | 4K-Byte Mask-Prog. ROM         | N,SI,ED | 5±10% | 350 | — | 1360 | 11 | 40P4 | —       | 4-34 |
| M5M8040HP      | External ROM Type,256-Byte RAM | N,SI,ED | 5±10% | 350 | — | 1360 | 11 | 40P4 | —       | 4-34 |
| M5M8050L-XXXP* | 4K-Byte Mask-Prog. ROM         | N,SI,ED | 5±10% | 250 | — | 2500 | 6  | 40P4 | —       | 4-39 |
| M5M8040LP      | External ROM Type,256-Byte RAM | N,SI,ED | 5±10% | 250 | — | 2500 | 6  | 40P4 | —       | 4-39 |

**■MELPS 8-41 Slave Microcomputers**

|               |                        |         |       |     |   |      |    |      |        |      |
|---------------|------------------------|---------|-------|-----|---|------|----|------|--------|------|
| M5L8041A-XXXP | 1K-Byte Mask-Prog. ROM | N,SI,ED | 5±10% | 300 | — | 2500 | 6  | 40P4 | i8041A | 5-25 |
| M5L8042-XXXP* | 2K-Byte Mask-Prog. ROM | N,SI,ED | 5±10% | 300 | — | 1250 | 12 | 40P4 | i8042  | 5-32 |

**■LSIs for Peripheral Circuits**

|           |  |         |        |     |   |   |   |       |          |      |
|-----------|--|---------|--------|-----|---|---|---|-------|----------|------|
| M50780SP  | I/O Expander (CE="H" active)                                 | C,AI    | 3~14   | —   | — | — | — | 40P4B | TMS1025C | 6-3  |
| M50781SP  | I/O Expander (CE="H" active)                                 | C,AI    | 3~14   | —   | — | — | — | 28P4B | TMS1024C | 6-3  |
| M50782SP  | I/O Expander (CE="L" active)                                 | C,AI    | 3~14   | —   | — | — | — | 40P4B | —        | 6-3  |
| M50783SP  | I/O Expander (CE="L" active)                                 | C,AI    | 3~14   | —   | — | — | — | 28P4B | —        | 6-3  |
| M50784SP  | Input Expander   | C,AI    | 4~14   | —   | — | — | — | 28P4B | —        | 6-9  |
| M50786SP  | I/O Expander (CE="L" active)                                 | C,AI    | 4~14   | —   | — | — | — | 40P4B | —        | 6-11 |
| M50790SP  | I/O Expander   | C,AI    | 4~14   | —   | — | — | — | 52P4B | —        | 6-16 |
| M5L8243P  | I/O Expander   | N,SI,ED | 5V±10% | —   | — | — | — | 24P4  | i8243    | 6-26 |
| M5M82C43P | * I/O Expander   | C,SI    | 5V±10% | —   | — | — | — | 24P4  | —        | 6-32 |
| M5L8155P  | 2048-Bit Static RAM with I/O Ports and Timer (CE="L" active) | N,SI,ED | 5 ±5%  | 500 | — | — | — | 40P4  | i8155    | 6-39 |
| M5L8156P  | 2048-Bit Static RAM with I/O Ports and Timer (CE="H" active) | N,SI,ED | 5 ±5%  | 500 | — | — | — | 40P4  | i8156    | 6-47 |

Note : AI=Aluminum gate. C=CMOS. ED=Enhancement depletion mode. N=N-channel. P=P-channel. SI=Silicon gate.

\* : New product    \* : Under development

**MITSUBISHI MICROCOMPUTERS**

**DEVELOPMENT SUPPORT SYSTEMS**

## **Development Support Systems**

| Type          | Development Support unit |               | Cross-assembler unit |                                     | Debugging unit |                | Evaluation boards |  |
|---------------|--------------------------|---------------|----------------------|-------------------------------------|----------------|----------------|-------------------|--|
|               |                          |               | Hardware             | Software                            | Main unit      | Special boards |                   |  |
| CMOS<br>4-bit | MELPS<br>760             | M50760-XXXP   | PC9000               | Cross-assembler software for PC9000 | PC4000         | PCA4060        | PCA4360           |  |
|               |                          | M50761-XXXP   |                      |                                     |                |                | M50760-PGYS       |  |
|               | CMOS<br>8-bit            | MELPS<br>740  | M50740-XXXSP         | PC9100                              |                | PCA4040        | PCA4340           |  |
|               |                          |               | M50741-XXXSP         |                                     |                |                | M50740-PGYS       |  |
|               |                          | MELPS<br>8-48 | M5M80C49-XXXP        | PC9000                              |                | PCA8400        | PCA8403           |  |
|               |                          |               | M5M80C39P-6          |                                     |                |                | —                 |  |
|               |                          |               | M5L8048-XXXP         |                                     |                |                | —                 |  |
|               |                          |               | M5L8035LP            |                                     |                |                | —                 |  |
|               |                          |               | M5L8049-XXXP         |                                     |                |                | PCA8403           |  |
|               |                          |               | M5L8049-XXXP-8       |                                     |                |                | PCA8403           |  |
|               |                          |               | M5L8049-XXXP-6       |                                     |                |                | PCA8403           |  |
|               |                          |               | M5L8039P-11          |                                     |                |                | —                 |  |
|               |                          |               | M5L8039P-8           |                                     |                |                | —                 |  |
|               |                          |               | M5L8039P-6           |                                     |                |                | —                 |  |
| NMOS<br>8-bit | MELPS<br>8-41            | M5M8050H-XXXP | PC9000               | Cross-assembler software for PC9000 |                | PCAB403        | PCAB403           |  |
|               |                          | M5M8050L-XXXP |                      |                                     |                |                | M5M8050H-PGYS     |  |
|               |                          | M5L8049H-XXXP |                      |                                     |                |                | —                 |  |
|               |                          | M5L8039HLP    |                      |                                     |                |                | —                 |  |
|               |                          | M5L8041A-XXXP |                      |                                     |                |                | —                 |  |
|               |                          | M5L8042-XXXP  |                      |                                     |                |                | —                 |  |
|               |                          |               |                      |                                     |                |                | —                 |  |
|               |                          |               |                      |                                     |                |                | —                 |  |
|               |                          |               |                      |                                     |                |                | —                 |  |
|               |                          |               |                      |                                     |                |                | —                 |  |

# MITSUBISHI MICROCOMPUTERS ORDERING INFORMATION


## FUNCTION CODE

Mitsubishi integrated circuits may be ordered using the following simplified alphanumeric typ-codes which define the function of the IC/LSIs and the package style.

1

### For Mitsubishi Original Products

Example : M 5 07 60 - 001 P - 2



M : Mitsubishi integrated prefix

Temperature range

5 : Standard industrial/commercial (0 to 70/75°C or -20 to 86°C).  
9 : High reliability

Series designation using 1 or 2 alphanumeric characters.

01~09 : CMOS

1 : Linear circuit

3 : TTL

10~19 : Linear circuit

32~33 : TTL (equivalent to Texas Instruments' SN74 series)

41~47 : TTL

81 : P-channel aluminum-gate MOS

84 : COMS

85 : P-channel silicon-gate MOS

86 : P-channel aluminum-gate MOS

87 : N-channel silicon-gate MOS

88 : P-channel aluminum gate ED-MOS

89 : COMS

9 : DTL

S0~S2 : Schottky TTL (equivalent to Texas Instruments' SN74S series)

Circuit function identification code using 2 digits.

Mask ROM number.

Package style

K : Glass-sealed ceramic

P : Molded plastic

S : Metal-sealed ceramic

Electrical characteristic identification code using 1 or 2 digits.

**MITSUBISHI MICROCOMPUTERS**  
**ORDERING INFORMATION**

**For Second Source Products**

Example : M 5 L , 8041A - 001 P - 1

- M : Mitsubishi integrated circuit prefix
- Temperature range
- 5 : Standard industrial/commercial (0 to 70/75°C or -20 to 85°C)
- 9 : High reliability
- Series designation of original source using 1 or 2 alphabetical characters.
- C : Motorola's MC series
- G : General Instrument's series
- K : Mostek's MK series
- L : Intel's series
- T : Texas Instruments' TMS series
- W : Western Digital's series
- Circuit function identification code of the original source type name
- Mask ROM number
- Package style
- K : Glass-sealed ceramic
- P : Molded plastic
- S : Metal-sealed ceramic
- Electrical characteristic identification code using 1 or 2 digits.

**PACKAGE CODE**

Package style may be specified by using the following simplified alphanumeric code.

Example : 42 P 4 B


- Number of pins
- Package structure
- K : Glass-sealed ceramic
- P : Molded plastic
- S : Metal-sealed ceramic
- Package outline
- 4 : DIL without fin (improved)
- 10 : DIL without fin and with quartz lid
- Other package outline
- B : Shrink DIL package

MITSUBISHI MICROCOMPUTERS  
PACKAGE OUTLINES

TYPE 20P4 20-PIN MOLDED PLASTIC DIL

Dimension in mm


1



TYPE 24P4 24-PIN MOLDED PLASTIC DIL

Dimension in mm


1



**MITSUBISHI MICROCOMPUTERS  
PACKAGE OUTLINES**


**TYPE 28P4B 28-PIN MOLDED PLASTIC DIL(LEAD PITCH 1.78mm)**

Dimension in mm



**TYPE 40P4 40-PIN MOLDED PLASTIC DIL**

Dimension in mm






**MITSUBISHI MICROCOMPUTERS  
PACKAGE OUTLINES**

Dimension in mm




**TYPE 40P4B 40-PIN MOLDED PLASTIC DIL (LEAD PITCH 1.78mm)**

**1**



Dimension in mm

**TYPE 52P4B 52-PIN MOLDED PLASTIC DIL (LEAD PITCH 1.78mm)**



# LETTER SYMBOLS FOR THE DYNAMIC PARAMETERS

## 1. INTRODUCTION

A system of letter symbols to be used to represent the dynamic parameters of integrated circuit memories and other sequential circuits especially for single-chip microcomputers, microprocessors and LSIs for peripheral circuits has been discussed internationally in the TC47 of the International Electrotechnical Committee (IEC). Finally the IEC has decided on the meeting of TC47 in February 1980 that this system of letter symbols will be a Central Office document and circulated to all countries to vote which means this system of letter symbols will be an international standard.

The system is applied in this LSI data book for the new products only. Future editions of this data book will be applied this system. The IEC document which describes "Letter symbols for dynamic parameters of sequential integrated circuits, including memories" is introduced below. In this data book, the dynamic parameters in the IEC document are applied to timing requirements and switching characteristics.

## 2. LETTER SYMBOLS

The system of letter symbols outlined in this document enables symbols to be generated for the dynamic parameters of complex sequential circuits, including memories, and also allows these symbols to be abbreviated to simple mnemonic symbols when no ambiguity is likely to arise.

### 2.1. General Form

The dynamic parameters are represented by a general symbol of the form:-

$$t_{A(BC-DC)F} \dots \quad (1)$$

where :

**Subscript A** indicates the type of dynamic parameter being represented, for example; cycle time, setup time, enable time, etc.

**Subscript B** indicates the name of the signal or terminal for which a change of state or level (or establishment of a state or level) constitutes a signal event assumed to occur first, that is, at the beginning of the time interval. If this event actually occurs last, that is, at the end of the time interval, the value of the time interval is negative.

**Subscript C** indicates the direction of the transition and/or the final state or level of the signal represented by B. When two letters are used, the initial state or level is also indicated.

**Subscript D** indicates the name of the signal or terminal for which a change of state or level (or establishment of a state or level) constitutes a signal event assumed to occur last, that is, at the end of the time interval. If this event actually occurs first, that is, at the beginning of the time interval, the value of the time interval is negative.

**Subscript E** indicates the direction of the transition and/or the final state or level of the signal represented by D. When two letters are used, the initial state or level is also indicated.

**Subscript F** indicates additional information such as mode of operation, test conditions, etc.

Note 1: Subscripts A to F may each consist of one or more letters.

2: Subscripts D and E are not used for transition times.

3: The "-" in the symbol (1) above is used to indicate "to"; hence the symbol represents the time interval from signal event B occurring to signal event D occurring, and it is important to note that this convention is used for all dynamic parameters including hold times. Where no misunderstanding can occur the hyphen may be omitted.

## 2.2. Abbreviated Form

The general symbol given above may be abbreviated when no misunderstanding is likely to arise. For example to :

$$t_{A(B-D)}$$

$$\text{or } t_{A(B)}$$

$$\text{or } t_{A(D)} \quad - \text{ often used for hold times}$$

$$\text{or } t_{AF} \quad - \text{ no brackets are used in this case}$$

$$\text{or } t_A$$

$$\text{or } t_{BC-DE} \quad - \text{ often used for unclassified time intervals}$$

## 2.3. Allocation of Subscripts

In allocating letter symbols for the subscripts, the most commonly used subscripts are given single letters where practicable and those less commonly used are designated by up to three letters. As far as possible, some form of mnemonic representation is used. Longer letter symbols may be used for specialised signals or terminals if this aids understanding.

## 3. SUBSCRIPT A

### (For Type of Dynamic Parameter)

The subscript A represents the type of dynamic parameter to be designated by the symbol and, for memories, the parameters may be divided into two classes :

- a) those that are timing requirements for the memory
- and

# LETTER SYMBOLS FOR THE DYNAMIC PARAMETERS

b) those that are characteristics of the memory. The letter symbols so far proposed for memory circuits are listed in sub-clauses 3.1 and 3.2 below. All subscripts A should be in lower-case.

## 3.1. Timing Requirements

The letter symbols for the timing requirements of semiconductor memories are as follows :

| Term                                    | Subscript |
|---|-----------|
| Cycle time                              | c         |
| Time interval between two signal events | d         |
| Fall time                               | f         |
| Hold time                               | h         |
| Precharging time                        | pc        |
| Rise time                               | r         |
| Recovery time                           | rec       |
| Refresh time interval                   | rf        |
| Setup time                              | su        |
| Transition time                         | t         |
| Pulse duration (width)                  | w         |

## 3.2. Characteristics

The letter symbols for the dynamic characteristics of semiconductor memories are as follows :

| Characteristic   | Subscript |
|------------------|-----------|
| Access time      | a         |
| Disable time     | dis       |
| Enable time      | en        |
| Propagation time | p         |
| Recovery time    | rec       |
| Transition time  | t         |
| Valid time       | v         |

Note: Recovery time for use as a characteristic is limited to sense recovery time.

## 4. SUBSCRIPTS B AND D (For Signal Name or Terminal Name)

The letter symbols for the signal name or the name of the terminal are as given below.

All subscripts B and D should be in upper-case.

| Signal or terminal    | Subscript |
|-----------------------|-----------|
| Address               | A         |
| Clock                 | C         |
| Column address        | CA        |
| Column address strobe | CAS       |
| Data input            | D         |
| Data input/output     | DQ        |
| Chip enable           | E         |

|                      |     |
|----------------------|-----|
| Erasure              | ER  |
| Output enable        | G   |
| Program              | PR  |
| Data output          | Q   |
| Read                 | R   |
| Row address          | RA  |
| Row address strobe   | RAS |
| Refresh              | RF  |
| Read/Write           | RW  |
| Chip select          | S   |
| Write (write enable) | W   |

Note 1: In the letter symbols for time intervals, bars over the subscripts, for example CAS, should not be used.

2: It should be noted, when further letter symbols are chosen, that the subscript should not end with H, K, V, X, or Z. (See clause 5)

3: If the same terminal, or signal, can be used for two functions (for example Data input/output, Read/Write) the waveform should be labelled with the dual function, if appropriate, but the symbols for the dynamic parameters should include only that part of the subscript relevant to the parameter.

## 5. SUBSCRIPTS C AND E (For Transition of Signal)

The following symbols are used to represent the level or state of a signal :

| Transition of signal                          | Subscript |
|---|-----------|
| High logic level                              | H         |
| Low logic level                               | L         |
| Valid steady-state level (either low or high) | V         |
| Unknown, changing, or 'don't care' level      | X         |
| High-impedance state of three-state output    | Z         |

The direction of transition is expressed by two letters, the direction being from the state represented by the first letter to that represented by the second letter, with the letters being as given above.

When no misunderstanding can occur, the first letter may be omitted to give an abbreviated symbol for subscripts C and E as indicated below.

All subscripts C and E should be in upper-case.

| Examples   | Full | Abbreviated | Subscript |
|--|------|-------------|-----------|
| Transition from high level to low level                  | HL   | L           |           |
| Transition from low level to high level                  | LH   | H           |           |
| Transition from unknown or changing state to valid state | XV   | V           |           |
| Transition from valid state to unknown or changing state | VX   | X           |           |
| Transition from high-impedance state to valid state      | ZV   | V           |           |

Note: Since subscripts C and E may be abbreviated, and since subscripts B and D may contain an indeterminate number of letters, it is necessary to put the restriction on the subscripts B and D that they should not end with H, L, V, X, or Z, so as to avoid possible confusion.

**LETTER SYMBOLS FOR THE DYNAMIC PARAMETERS****6. SUBSCRIPT F (For Additional Information)**

If necessary, subscript F is used to represent any additional qualification of the parameter such as mode of operation, test conditions, etc. The letter symbols for subscript F are given below.

Subscript F should be in upper-case.

| Modes of operation | Subscript |
|--------------------|-----------|
| Power-down         | PD        |
| Page-mode read     | PGR       |
| Page-mode write    | PGW       |
| Read               | R         |
| Refresh            | RF        |
| Read-modify-write  | RMW       |
| Read-write         | RW        |
| Write              | W         |

**FOR DIGITAL INTEGRATED CIRCUITS**

| New symbol   | Former symbol | Parameter—definition   |
|--------------|---------------|--|
| $C_i$        |               | Input capacitance  |
| $C_o$        |               | Output capacitance   |
| $C_{i/o}$    |               | Input/output terminal capacitance  |
| $C_i(\phi)$  |               | Input capacitance of clock input   |
| $f$          |               | Frequency  |
| $f(\phi)$    |               | Clock frequency  |
| $I$          |               | Current—the current into an integrated circuit terminal is defined as a positive value and the current out of a terminal is defined as a negative value  |
| $I_{BB}$     |               | Supply current from $V_{BB}$   |
| $I_{BB(AV)}$ |               | Average supply current from $V_{BB}$   |
| $I_{CC}$     |               | Supply current from $V_{CC}$   |
| $I_{CC(AV)}$ |               | Average supply current from $V_{CC}$   |
| $I_{CC(PD)}$ |               | Power-down supply current from $V_{CC}$  |
| $I_{DD}$     |               | Supply current from $V_{DD}$   |
| $I_{DD(AV)}$ |               | Average supply current from $V_{DD}$   |
| $I_{GG}$     |               | Supply current from $V_{GG}$   |
| $I_{GG(AV)}$ |               | Average supply current from $V_{GG}$   |
| $I_I$        |               | Input current  |
| $I_{IH}$     |               | High-level input current—the value of the input current when $V_{OH}$ is applied to the input considered   |
| $I_{IL}$     |               | Low-level input current—the value of the input current when $V_{OL}$ is applied to the input considered  |
| $I_{OH}$     |               | High-level output current—the value of the output current when $V_{OH}$ is applied to the output considered  |
| $I_{OL}$     |               | Low-level output current—the value of the output current when $V_{OL}$ is applied to the output considered   |
| $I_{OZ}$     |               | Off-state (high-impedance state) output current—the current into an output having a three-state capability with input condition so applied that it will establish according to the product specification, the off (high-impedance) state at the output |
| $I_{OZH}$    |               | Off-state (high-impedance state) output current, with high-level voltage applied to the output   |
| $I_{OZL}$    |               | Off-state (high-impedance state) output current, with low-level voltage applied to the output  |
| $I_{os}$     |               | Short-circuit output current   |
| $I_{SS}$     |               | Supply current from $V_{SS}$   |
| $P_d$        |               | Power dissipation  |
| $N_{EW}$     |               | Number of erase/write cycles   |
| $N_{RA}$     |               | Number of read access unrefreshed  |
| $R_i$        |               | Input resistance   |
| $R_L$        |               | External load resistance   |
| $R_{OFF}$    |               | Off-state output resistance  |
| $R_{ON}$     |               | On-state output resistance   |
| $t_a$        |               | Access time—the time interval between the application of a specified input pulse during a read cycle and the availability of valid data signal at an output  |
| $t_a(A)$     | $t_a(AD)$     | Address access time—the time interval between the application of an address input pulse and the availability of valid data signals at an output  |
| $t_a(CAS)$   |               | Column address strobe access time  |
| $t_a(E)$     | $t_a(OE)$     | Chip enable access time  |
| $t_a(G)$     | $t_a(OE)$     | Output enable access time  |
| $t_a(PR)$    |               | Data access time after program   |
| $t_a(RAS)$   |               | Row address strobe access time   |
| $t_a(S)$     | $t_a(CS)$     | Chip select access time  |
| $t_c$        |               | Cycle time   |
| $t_{CR}$     | $t_c(RD)$     | Read cycle time—the time interval between the start of a read cycle and the start of the next cycle  |
| $t_{CRF}$    | $t_c(REF)$    | Refresh cycle time—the time interval between successive signals that are intended to restore the level in a dynamic memory cell to its original level  |
| $t_{CPG}$    | $t_c(PG)$     | Page-mode cycle time   |
| $t_{CRMW}$   | $t_c(RMR)$    | Read-modify-write cycle time—the time interval between the start of a cycle in which the memory is read and new data is entered, and the start of the next cycle   |
| $t_{CW}$     | $t_c(WR)$     | Write cycle time—the time interval between the start of a write cycle and the start of the next cycle  |

**MITSUBISHI MICROCOMPUTERS**  
**SYMBOLS**

| New symbol              | Former symbol         | Parameter—definition  |
|-------------------------|-----------------------|---|
| $t_d$                   |                       | Delay time—the time between the specified reference points on two pulses  |
| $t_d(\#)$               |                       | Delay time between clock pulses—e.g., symbology, delay time, clock 1 to clock 2 or clock 2 to clock 1   |
| $t_d(\text{CAS-RAS})$   |                       | Delay time, column address strobe to row address strobe   |
| $t_d(\text{CAS-W})$     | $t_d(\text{CAS-WR})$  | Delay time, column address strobe to write  |
| $t_d(\text{RAS-CAS})$   |                       | Delay time, row address strobe to column address strobe   |
| $t_d(\text{RAS-W})$     | $t_d(\text{RAS-WR})$  | Delay time, row address strobe to write   |
| $t_{dis}(R-Q)$          | $t_{dis}(R-DA)$       | Output disable time after read  |
| $t_{dis}(S)$            | $t_{PXZ}(CS)$         | Output disable time after chip select   |
| $t_{dis}(W)$            | $t_{PXZ}(WR)$         | Output disable time after write   |
| $t_{DHL}$               |                       | High-level to low-level delay time } the time interval between specified reference points on the input and on the output pulses, when the                     |
| $t_{DLH}$               |                       | Low-level to high-level delay time } output is going to the low (high) level and when the device is driven and loaded by specified networks.                  |
| $t_{en}(A-Q)$           | $t_{PZV}(A-DQ)$       | Output enable time after address  |
| $t_{en}(R-Q)$           | $t_{PZV}(R-DQ)$       | Output enable time after read   |
| $t_{en}(S-Q)$           | $t_{PXZ}(OS-DQ)$      | Output enable time after chip select  |
| $t_f$                   |                       | Fall time   |
| $t_h$                   |                       | Hold time—the interval time during which a signal at a specified input terminal after an active transition occurs at another specified input terminal         |
| $t_h(A)$                | $t_h(AD)$             | Address hold time   |
| $t_h(A-E)$              | $t_h(AD-CE)$          | Chip enable hold time after address   |
| $t_h(A-PR)$             | $t_h(AD-PRO)$         | Program hold time after address   |
| $t_h(\text{CAS-CA})$    |                       | Column address hold time after column address strobe  |
| $t_h(\text{CAS-D})$     | $t_h(\text{CAS-DA})$  | Data-in hold time after column address strobe   |
| $t_h(\text{CAS-Q})$     | $t_h(\text{CAS-OUT})$ | Data-out hold time after column address strobe  |
| $t_h(\text{CAS-RAS})$   |                       | Row address strobe hold time after column address strobe  |
| $t_h(\text{CAS-W})$     | $t_h(\text{CAS-WR})$  | Write hold time after column address strobe   |
| $t_h(D)$                | $t_h(DA)$             | Data-in hold time   |
| $t_h(D-PR)$             | $t_h(DA-PRO)$         | Program hold time after data-in   |
| $t_h(E)$                | $t_h(CE)$             | Chip enable hold time   |
| $t_h(E-D)$              | $t_h(CE-DA)$          | Data-in hold time after chip enable   |
| $t_h(E-G)$              | $t_h(CE-OE)$          | Output enable hold time after chip enable   |
| $t_h(R)$                | $t_h(RD)$             | Read hold time  |
| $t_h(\text{RAS-CA})$    |                       | Column address hold time after row address strobe   |
| $t_h(\text{RAS-CAS})$   |                       | Column address strobe hold time after row address strobe  |
| $t_h(\text{RAS-D})$     | $t_h(\text{RAS-DA})$  | Data-in hold time after row address strobe  |
| $t_h(\text{RAS-W})$     | $t_h(\text{RAS-WR})$  | Write hold time after row address strobe  |
| $t_h(S)$                | $t_h(CS)$             | Chip select hold time   |
| $t_h(W)$                | $t_h(WR)$             | Write hold time   |
| $t_h(\text{W-CAS})$     | $t_h(\text{WR-CAS})$  | Column address strobe hold time after write   |
| $t_h(\text{W-D})$       | $t_h(\text{WR-DA})$   | Data-in hold time after write   |
| $t_h(\text{W-RAS})$     | $t_h(\text{WR-RAS})$  | Row address hold time after write   |
| $t_{PHL}$               |                       | High-level to low-level propagation time } the time interval between specified reference points on the input and on the output pulses when the                |
| $t_{PLH}$               |                       | Low-level to high-level propagation time } output is going to the low (high) level and when the device is driven and loaded by typical devices of stated type |
| $t_r$                   |                       | Rise time   |
| $t_{rec}(W)$            | $t_{wr}$              | Write recovery time—the time interval between the termination of a write pulse and the initiation of a new cycle  |
| $t_{rec}(PD)$           | $t_{R(PD)}$           | Power-down recovery time  |
| $t_{su}$                |                       | Setup time—the time interval between the application of a signal which is maintained at a specified input terminal and a consecutive active                   |
| $t_{su}(A)$             | $t_{su}(AD)$          | transition at another specified input terminal  |
| $t_{su}(A-E)$           | $t_{su}(AD-CE)$       | Address setup time  |
| $t_{su}(A-W)$           | $t_{su}(AD-WR)$       | Chip enable setup time before address   |
| $t_{su}(\text{CA-RAS})$ |                       | Write setup time before address   |
|                         |                       | Row address strobe setup time before column address   |

**MITSUBISHI MICROCOMPUTERS**  
**SYMBOLS**

1

| New symbol       | Former symbol    | Parameter—definition   |
|------------------|------------------|--|
| $t_{SU(D)}$      | $t_{SU(DA)}$     | Data-in setup time   |
| $t_{SU(D-E)}$    | $t_{SU(DA-CE)}$  | Chip enable setup time before data-in  |
| $t_{SU(D-W)}$    | $t_{SU(DA-WR)}$  | Write setup time before data-in  |
| $t_{SU(E)}$      | $t_{SU(CE)}$     | Chip enable setup time   |
| $t_{SU(E-P)}$    | $t_{SU(CE-P)}$   | Precharge setup time before chip enable  |
| $t_{SU(G-E)}$    | $t_{SU(OE-CE)}$  | Chip enable setup time before output enable  |
| $t_{SU(P-E)}$    | $t_{SU(P-CE)}$   | Chip enable setup time before precharge  |
| $t_{SU(PD)}$     |                  | Power-down setup time  |
| $t_{SU(R)}$      | $t_{SU(RD)}$     | Read setup time  |
| $t_{SU(R-CAS)}$  | $t_{SU(RA-CAS)}$ | Column address strobe setup time before read   |
| $t_{SU(RA-CAS)}$ |                  | Column address strobe setup time before row address  |
| $t_{SU(S)}$      | $t_{SU(CS)}$     | Chip select setup time   |
| $t_{SU(S-W)}$    | $t_{SU(CS-WR)}$  | Write setup time before chip select  |
| $t_{SU(W)}$      | $t_{SU(WR)}$     | Write setup time   |
| $t_{THL}$        |                  | High-level to low-level transition time  |
| $t_{TLH}$        |                  | Low-level to high-level transition time } the time interval between specified reference points on the edge of the output pulse when the output is going to the low (high) level and when a specified input signal is applied through a specified network and the output is loaded by another specified network |
| $t_{V(A)}$       | $t_{DV(AD)}$     | Data valid time after address  |
| $t_{V(E)}$       | $t_{DV(CE)}$     | Data valid time after chip enable  |
| $t_{V(E)PR}$     | $t_{V(CE)PR}$    | Data valid time after chip enable in program mode  |
| $t_{V(G)}$       | $t_{V(OE)}$      | Data valid time after output enable  |
| $t_{V(PR)}$      |                  | Data valid time after program  |
| $t_{V(S)}$       | $t_{V(CS)}$      | Data valid time after chip select  |
| $t_w$            |                  | Pulse width (pulse duration) the time interval between specified reference points on the leading and trailing edges of the waveforms   |
| $t_{w(E)}$       | $t_{w(CE)}$      | Chip enable pulse width  |
| $t_{w(EH)}$      | $t_{w(CEH)}$     | Chip enable high pulse width   |
| $t_{w(EL)}$      | $t_{w(EL)}$      | Chip enable low pulse width  |
| $t_{w(PR)}$      |                  | Program pulse width  |
| $t_{w(R)}$       | $t_{w(RD)}$      | Read pulse width   |
| $t_{w(S)}$       | $t_{w(OS)}$      | Chip select pulse width  |
| $t_{w(W)}$       | $t_{w(WR)}$      | Write pulse width  |
| $t_{w(\phi)}$    |                  | Clock pulse width  |
| $T_a$            |                  | Ambient temperature  |
| $T_{opr}$        |                  | Operating temperature  |
| $T_{stg}$        |                  | Storage temperature  |
| $V_{BB}$         |                  | $V_{BB}$ supply voltage  |
| $V_{CC}$         |                  | $V_{CC}$ supply voltage  |
| $V_{DD}$         |                  | $V_{DD}$ supply voltage  |
| $V_{GG}$         |                  | $V_{GG}$ supply voltage  |
| $V_I$            |                  | Input voltage  |
| $V_{IH}$         |                  | High-level input voltage—the value of the permitted high-state voltage at the input  |
| $V_{IL}$         |                  | Low-level input voltage—the value of the permitted low-state voltage at the input  |
| $V_o$            |                  | Output voltage   |
| $V_{OH}$         |                  | High-level output voltage—the value of the guaranteed high-state voltage range at the output   |
| $V_{OL}$         |                  | Low-level output voltage—the value of the guaranteed low-state voltage range at the output   |
| $V_{SS}$         |                  | $V_{SS}$ supply voltage  |

# QUALITY ASSURANCE AND RELIABILITY TESTING

## 1. PLANNING

In recent years, advances in integrated circuits have been rapid, with increasing density and speed accompanied by decreasing cost. Because of these advances, it is now practical and economically justifiable to use these devices in systems of greater complexity and in which they were previously considered too expensive. All of these advances add up to increased demand.

We at Mitsubishi foresaw this increased demand and organized our production facilities to meet it. We also realized that simply increasing production to meet the demand was not enough and that positive steps would have to be taken to assure the reliability of our products.

This realization resulted in development of our Quality Assurance System. The system has resulted in improved products, and Mitsubishi is able to supply its customers' needs with ICs of high reliability and stable quality. This system is the key to future planning for improved design, production and quality assurance.

## 2. QUALITY ASSURANCE SYSTEM

The Quality Assurance System imposes quality controls on Mitsubishi products from the initial conception of a new product to the final delivery of the product to the customer. A diagram of the total system is shown in Fig. 1. For ease of understanding, the system is divided into three stages.

### 2.1 Quality Assurance in the Design Stage

The characteristics of the breadboard devices are carefully checked to assure that all specifications are met. Standard integrated circuits and high-quality discrete components are used. During the design stage, extensive use is made of a sophisticated CAD program, which is updated to always include the latest state-of-the-art techniques.

### 2.2 Quality Assurance in the Limited-Manufacturing Stage

Rigid controls are maintained on the environment, incoming material and manufacturing equipment such as tools and test equipment. The products and materials used are subjected to stringent tests and inspections as they are manufactured. Wafer production is closely monitored.

Finally, a tough quality assurance test and inspection is made before the product is released for delivery to a customer. This final test includes a complete visual inspection and electrical characteristics tests. A sampling technique is used to conduct tests under severe operating conditions to assure that the products meet reliability specifications.

### 2.3 Quality Assurance in the Full Production Stage

Full production of a product is not started until it has been confirmed that it can be manufactured to meet quality and reliability specifications. The controls, tests and inspection

procedures developed in §2.2 are continued. The closest monitoring assures that they are complied with.

## 3. RELIABILITY CONTROL

### 3.1 Reliability Tests

The newly established Reliability Center for Electronic Components of Japan has established a qualification system for electronic components. Reliability test methods and procedures are developed to mainly meet MIL-STD-883 and JIS C 7022 specifications. Details of typical tests used on Mitsubishi ICs are shown in Table 1.

**Table 1 Typical reliability test items and conditions**

| Group | Item                            | Test condition  |
|-------|---------------------------------|---|
| 1     | High temperature operating life | Maximum operating ambient temperature 1000h   |
|       | High temperature storage life   | Maximum storage temperature 1000h   |
| 2     | Humidity (steady state) life    | 65°C 95%RH 500h   |
|       | Soldering heat                  | 260°C 10s   |
| 3     | Thermal shock                   | 0~100°C 15 cycles, 10min/cycle  |
|       | Temperature cycle               | Minimum to maximum storage temperature, 10 cycles of 1h/cycle                         |
| 3     | Soldering                       | 230°C, 5s, use rosin flux   |
|       | Lead integrity                  | Tension: 340g 30s<br>Bending stress: 225g, ±30°, 3 times                              |
|       | Vibration                       | 20G, X, Y, Z each direction, 4 times<br>100~2000Hz-4 min/cycle                        |
|       | Shock                           | 1500G, 0.5ms in X <sub>1</sub> , Y <sub>1</sub> and Z <sub>1</sub> direction, 5 times |
|       | Constant acceleration           | 2000G, Y <sub>1</sub> direction, 1 min  |

### 3.2 Failure Analysis


Devices that have failed during reliability or acceleration tests are analyzed to determine the cause of failure. This information is fed back to the process engineering section and manufacturing section so that improvements can be made to increase reliability. A summary of failure analysis procedures is shown in Table 2.

**Table 2 Summary of failure analysis procedures**

| Step                    | Description   |
|-------------------------|---|
| 1. External examination | <ul style="list-style-type: none"> <li>○ Inspection of leads, plating, soldering and welding</li> <li>○ Inspection of materials, sealing, package and marking</li> <li>○ Visual inspection of other items of the specifications</li> <li>○ Use of stereo microscopes, metallurgical microscopes, X-ray photographic equipment, fine leakage and gross leakage testers in the examination</li> </ul>   |
| 2. Electrical tests     | <ul style="list-style-type: none"> <li>○ Checking for open circuits, short circuits and parametric degradation by electrical parameter measurement</li> <li>○ Observation of characteristics by a synchroscope or a curve tracer and checking of important physical characteristics by electrical characteristics</li> <li>○ Stress tests such as environmental or life tests, if required</li> </ul> |
| 3. Internal examination | <ul style="list-style-type: none"> <li>○ Removal of the cover of the device, the optical inspection of the internal structure of the device</li> <li>○ Checking of the silicon chip surface</li> <li>○ Measurement of electrical characteristics by probes, if applicable</li> <li>○ Use of SEM, XMA and infrared microscanner if required</li> </ul>   |
| 4. Chip analysis        | <ul style="list-style-type: none"> <li>○ Use of metallurgical analysis techniques to supplement analysis of the internal examination</li> <li>○ Slicing for cross-sectional inspection</li> <li>○ Analysis of oxide film defects</li> <li>○ Analysis of diffusion defects</li> </ul>  |

# QUALITY ASSURANCE AND RELIABILITY TESTING

Fig. 1 Quality assurance system



MAIN DIVISION

CONCERNED DIVISION

FLOW OF MATERIALS, PARTS, AND PRODUCTS

FLOW OF INFORMATION

# PRECAUTIONS IN HANDLING MOS IC/LSIs

A MOS transistor has a very thin oxide insulator under the gate electrode on the silicon substrate. It is operated by altering the conductance ( $g_m$ ) between source and drain to control mobile charges in the channel formed by the applied gate voltage.

If a high voltage were applied to a gate terminal, the insulator-film under the gate electrode could be destroyed, and all Mitsubishi MOS IC/LSIs contain internal protection circuits at each input terminal to prevent this. It is inherently necessary to apply reverse bias to the P-N junctions of a MOS IC/LSI.

Under certain conditions, however, it may be impossible to completely avoid destruction of the thin insulator-film due to the application of unexpectedly high voltage or thermal destruction due to excessive current from a forward biased P-N junction. The following recommendations should be followed in handling MOS devices.

## **1. KEEPING VOLTAGE AND CURRENT TO EACH TERMINAL BELOW MAXIMUM RATINGS**

1. The recommended ranges of operating conditions provide adequate safety margins. Operating within these limits will assure maximum equipment performance and quality.
2. Forward bias should not be applied to any terminal since excessive current may cause thermal destruction.
3. Output terminals should not be connected directly to the power supply. Short-circuiting of a terminal to a power supply having low impedance may cause burn-out of the internal leads or thermal destruction due to excessive current.

## **2. KEEPING ALL TERMINALS AT THE SAME POTENTIAL DURING TRANSPORT AND STORAGE**

When MOS IC/LSIs are not in use, both input and output terminals can be in a very high impedance state so that they are easily subjected to electrostatic induction from AC fields of the surrounding space or from charged objects in their vicinity. For this reason, MOS IC/LSIs should be protected from electrostatic charges while being transported and stored by conductive rubber foam, aluminum foil, shielded boxes or other protective precautions.

## **3. KEEPING ELECTRICAL EQUIPMENT, WORK TABLES AND OPERATING PERSONNEL AT THE SAME POTENTIAL**

1. All electric equipment, work table surfaces and operat-

ing personnel should be grounded. Work tables should be covered with copper or aluminum plates of good conductivity, and grounded. One method of grounding personnel, after making sure that there is no potential difference with electrical equipment, is by the use of a wristwatch metallic ring, etc. attached around the wrist and grounded in series with a  $1\text{M}\Omega$  resistor. Be sure that the grounding meets national regulations on personnel safety.

2. Current leakage from electric equipment must be prevented not only for personnel safety, but also to avert the destruction of MOS IC/LSIs, as described above. Items such as testers, curve-tracers and synchronoscopes must be checked for current leakage before being grounded.

## **4. PRECAUTIONS FOR MOUNTING OF MOS IC/LSIs**


1. The printed wiring lines to input and output terminals of MOS IC/LSIs should not be close to or parallel to high-voltage or high-power signal lines. Turning power on while the device is short-circuited, either by a solder bridge made during assembly or by a probe during adjusting and testing, may cause maximum ratings to be exceeded, which may result in the destruction of the device.
2. When input/output, or input and/or output, terminals of MOS IC/LSIs (now open-circuits) are connected, we must consider the possibility of current leakage and take precautions similar to §2 above. To reduce such undesirable trouble, it is recommended that an interface circuit be inserted at the input or output terminal, or a resistor with a resistance that does not exceed the output driving capability of the MOS IC/LSI be inserted between the power supply and the ground.
3. A filter circuit should be inserted in the AC power supply line to absorb surges which can frequently be strong enough to destroy a MOS IC/LSI.
4. Terminal connections should be made as described in the catalog while being careful to meet specifications.
5. Ungrounded metal plates should not be placed near input or output terminals of any MOS IC/LSIs, since destruction of the insulation may result if they become electrostatically charged.
6. Equipment cases should provide shielding from electrostatic charges for more reliable operation. When a plastic case is used, it is desirable to coat the inside of the case with conductive paint and to ground it. This is considered necessary even for battery-operated equipment.

---

## MELPS 760 MICROCOMPUTERS

---

2



**M50760-XXXP/M50761-XXXP****SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER**

2

**DESCRIPTION**

The M50760-XXXP and M50761-XXXP are single-chip 4-bit microcomputers fabricated using CMOS technology. They come in a 20-pin plastic molded DIL package.

Differences between M50760-XXXP and M50761-XXXP.

| Name        | ROM capacity | RAM capacity |
|-------------|--------------|--------------|
| M50760-XXXP | 1024 word    | 48 word      |
| M50761-XXXP | 512 word     | 32 word      |


The details given below relate to the M50760-XXXP.

**FEATURES**


- Basic machine instructions ..... 37
- Instruction execution time (1-word instruction at a clock frequency of 400kHz) ..... 10μs
- Memory capacity ROM ..... 1024 words × 8 bits  
RAM ..... 48 words × 4 bits
- Single 5V power supply
- Timer (7-bit timer)
- Input/output ports (port F) ..... 4
- Output ports (port D) ..... 9 (including 4 I/O ports)
- Sensing input (port S)

**APPLICATIONS**

- VTRs, audio equipment and TVs
- Air conditioners, refrigerators, rice cookers
- Remote-controlled receivers/transmitters
- Electronic toys
- Input/output circuits as sub-microcomputers

**PIN CONFIGURATION (TOP VIEW)**

Outline 20P4

**BLOCK DIAGRAM**

Note 1 : The M50761-XXXP has a ROM capacity of 512 words × 8 bits.

2 : The M50761-XXXP has a RAM capacity of 32 words × 4 bits.

**MITSUBISHI MICROCOMPUTERS**  
**M50760-XXXP/M50761-XXXP**

**SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER**

## PERFORMANCE SPECIFICATIONS

| Parameter  |                                     | Performance   |   |
|--|-------------------------------------|---|---|
|  |                                     | M50760-XXXP   | M50761-XXXP   |
| Number of basic instructions                             |                                     | 37  | 37  |
| Execution time of basic instruction (1-word instruction) |                                     | 10μs (with 400kHz clock frequency)                            | 10μs (with 400kHz clock frequency)                            |
| Clock frequency  |                                     | 200kHz~400kHz   | 200kHz~400kHz   |
| Memory capacity  | ROM                                 | 1024 words × 8 bits   | 512 words × 8 bits  |
|  | RAM                                 | 48 words × 4 bits   | 32 words × 4 bits   |
| Input/output ports<br>(14 pins)                          | F                                   | Input<br>4 bits × 1   | 4 bits × 1  |
|  |                                     | Output<br>4 bits × 1  | 4 bits × 1  |
|  | D                                   | Output (input)<br>1 bit × 9 (input 4 bits × 1)                | 1 bit × 9 (input 4 bits × 1)                                  |
|  | S                                   | Input<br>1 bit × 1  | 1 bit × 1   |
| Timer  |                                     | 7-bit timer   | 7-bit timer   |
| Subroutine nesting                                       |                                     | 1 level   | 1 level   |
| Clock generator  |                                     | Built-in (Externally connected resistor or ceramic resonator) | Built-in (Externally connected resistor or ceramic resonator) |
| Port output characteristics                              | Port D <sub>4</sub> ~D <sub>8</sub> | Output current 12mA (n-channel open drain)                    | Output current 12mA (n-channel open drain)                    |
|  | Port D <sub>0</sub> ~D <sub>3</sub> | Output current 5mA (n-channel open drain)                     | Output current 5mA (n-channel open drain)                     |
|  | Port F                              | Output current 5mA (n-channel open drain)                     | Output current 5mA (n-channel open drain)                     |
| Supply voltage   |                                     | 5V (typ)  | 5V (typ)  |
| Device structure   |                                     | CMOS silicon gate   | CMOS silicon gate   |
| Package  |                                     | 20-pin plastic molded DIL package                             | 20-pin plastic molded DIL package                             |
| Power dissipation (excluding ports)                      |                                     | 2mW (typ)   | 2mW (typ)   |

## PIN DESCRIPTION

| Pin                            | Name                    | Input or output | Function  |
|--------------------------------|-------------------------|-----------------|---|
| V <sub>DD</sub>                | Supply voltage          | In              | Positive power supply pin.  |
| V <sub>SS</sub>                | Ground                  | In              | Ground pin.   |
| F <sub>0</sub> ~F <sub>3</sub> | Input/output port F     | In/out          | Port F is a 4-bit output-latched input/output port. N-channel transistor open-drain circuits are featured for the outputs. When the port F output latch is programmed to(1), the output floats (High-impedance state), thereby enabling use of the port for input.  |
| D <sub>0</sub> ~D <sub>3</sub> | Input/output port D     | In/out          | Port D consists of 9 bits, each of which is individually latched. N-channel transistor open-drain circuits are featured for the outputs. Port D <sub>0</sub> ~D <sub>3</sub> pins have a 4-bit input function and when the output latch is programmed to(1), the output floats (high-impedance state) thereby enabling use of the port for input.                                 |
| D <sub>4</sub> ~D <sub>8</sub> |                         | Out             |   |
| S                              | Sensing input S         | In              | This pin has an active rising edge. When the S pin signal changes from low to high, the flag is set(1). Not only in case that the flag is set "1", whenever you want to, you can test it. This enables testing and flag clearing using an instruction. You can test and clear it by using an instruction. The pin can be modified to a level active input pin with a mask option. |
| X <sub>IN</sub>                | Clock input             | In              | These are the clock input and output pins to which an external resistor is connected for RC oscillation of the clock generator or a ceramic resonator is connected. When an external clock is used, connect the source to X <sub>IN</sub> and leave X <sub>OUT</sub> open.  |
| X <sub>OUT</sub>               | Clock output            | Out             |   |
| RESET                          | Reset input             | In              | The device is reset when a low-level singal is applied for 2 or more machine cycles.  |
| CNV <sub>SS</sub>              | CNV <sub>SS</sub> input | In              | This pin is connected to V <sub>SS</sub> and must have a low-level input applied to it (0V).  |

**MITSUBISHI MICROCOMPUTERS**  
**M50760-XXXP/M50761-XXXP**

**SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER**

## BASIC FUNCTION BLOCKS

### Program Memory (ROM)

This 1024-word X 8-bit mask programmable ROM can be programmed with machine instruction codes in accordance with the customer's specifications.




Fig.1 ROM address map

### Program Counter (PC)

This counter is to specify ROM addresses and the sequence of read-out of instructions stored in the ROM. It is a 10-bit polynomial counter.




Fig.2 Program counter configuration

Note : 10-bit configuration is also featured for the program counter in the M50761-XXXP.

### Stack Register (SK)

This is used to temporarily store the contents of the PC while executing subroutines until the program returns to its main routine.

### Data Memory (RAM)

This 48-word X 4-bit (192-bit) RAM is used to store both processing and control data. One RAM word consists of 4 bits with bit manipulation possible over the entire storage area.

A 10x10 grid representing the RAM address map. The columns are labeled 0, 1, 2, 3. The rows are labeled Y=0 to Y=9. The first column is labeled X Bi<sub>3</sub>. The grid contains binary values representing the 4-bit words stored in each RAM location.

Fig.3 RAM address map

Note : Y = 0~7 for the M50761-XXXP.

2

### Data Pointer (DP)

These registers are used to designate RAM addresses and bit positions for output port D. Register X (the 2 most significant bits of the DP) designates the RAM file; register Y (the 4 least significant bits) designates the digit position of the RAM file.

### 4-Bit Arithmetic Logic Unit

This unit executes 4-bit arithmetic and logic operations. It performs subtraction, addition and logical comparisons.

### Register A and Carry Flag CY

Register A is a 4-bit accumulator that constitutes the basis for arithmetic operations. The carry flag CY is used to store carry or overflow after execution of arithmetic and logical operations by the arithmetic unit. It may also be used as a 1-bit flag.

### Register B

Register B is composed of 4 bits and can be used as a 4-bit temporary storage register.

### Timer

The timer is implemented using a 7-bit counter which, after release of reset, starts counting and divides the machine cycle by 100. It also sets the flag. Counting starts again after the flag has been set.

The skip instruction (SNZT) can be used to test the flag. Both the timer and the flag can be reset using the system reset and reset instruction (RSTM).

**SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER****Input/Output Ports**

## (1) Port F

This 4-bit port is controlled for output and input by the OFA and IAF instructions respectively. When using a bit for input, that bit output latch must first be set to (1) to achieve the high-impedance mode.

## (2) Port D

This port consists of 9 bits which can be used for both output and input functions by using the SD/RD and IAD instructions respectively. The output section provides individual bit latching and the contents of register Y can be used to designate a single bit of port D for output.

D<sub>0</sub> ~ D<sub>3</sub> pins have a 4-bit input function. When using the port for input, the D<sub>0</sub> ~ D<sub>3</sub> output latch must first be set to (1) to achieve the high-impedance mode.

The outputs are n-channel open-drain circuits.

## (3) Port S

This is a rising edge active sensing port. The flag is set (1) when the S pin signal changes from low to high. The skip instruction (SNZS) may be used for flag testing, and the flag is reset by the execution of this instruction. The flag is also reset with system resetting.

The port can also be used as a level active input pin with a mask option, in which case the flag (S) is ineffective.

Pin S can be tested using the skip instruction (SNZS) and skipping occurs when the pin is in the high-level mode.


**Reset**

When the RESET pin is kept low for at least 2 machine cycles, the reset state is enabled. After resetting, when the input is driven high, the program execution will begin at address 0.

When the reset state is enable, the following operations are performed.

- (1) The program counter is set to address 0.
- (2) The two flags (timer flag, sensing input flag) are reset.
- (3) All output latches of port D are set to (1) (high impedance)
- (4) All output latches of port F are set to (1) (high impedance)

Fig.4 shows an example of the power-on resetting circuit




**Fig.4 Power-on resetting circuit**

**Clock Generator Circuit**

A clock generator circuit has been built in to allow control of the frequency by means of an externally connected resistor or ceramic resonator. In addition, an external clock signal may be applied at the X<sub>IN</sub> pin, leaving the X<sub>OUT</sub> pin open. External connection of the resistor or ceramic resonator should be specified as a mask option.

Circuit examples are shown in Fig.5



**Fig.5 Clock generator circuits**

**Documentation Required upon Ordering**

The following information should be provided when ordering a custom mask.

- (1) M50760-XXXP mask confirmation sheet
- (2) ROM data EPROM 3 sets

**Mask Options**

The following mask options are available, specifiable at the time of initial ordering.

- (1) Specify whether a resistor or ceramic resonator is to be used for the clock generator circuit.
- (2) Specify whether edge sensing or level sensing is to be provided for port S.

**MITSUBISHI MICROCOMPUTERS**  
**M50760-XXXP/M50761-XXXP**

**SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER**

**INSTRUCTION CODE TABLE**

|                                    |   | D <sub>8</sub> ~D <sub>4</sub><br>Hexadecimal number |          | 0000     | 0001 | 0010     | 0011    | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
|------------------------------------|---|--|----------|----------|------|----------|---------|------|------|------|------|------|------|------|------|------|------|------|------|
| D <sub>3</sub> ~<br>D <sub>0</sub> |   | 0  | 1        | 2        | 3    | 4        | 5       | 6    | 7    | 8    | 9    | A    | B    | C    | D    | E    | F    |      |      |
| 0000                               | 0 | NOP  | RB<br>0  | LY<br>0  | BL   | LA<br>0  | A<br>0  | TAM  | IAF  |      |      |      |      |      |      |      |      |      |      |
| 0001                               | 1 | —  | RB<br>1  | LY<br>1  | BL   | LA<br>1  | A<br>1  | —    | OFA  |      |      |      |      |      |      |      |      |      |      |
| 0010                               | 2 | SZC  | RB<br>2  | LY<br>2  | BL   | LA<br>2  | A<br>2  | —    | —    |      |      |      |      |      |      |      |      |      |      |
| 0011                               | 3 | SNZS   | RB<br>3  | LY<br>3  | BL   | LA<br>3  | A<br>3  | —    | —    |      |      |      |      |      |      |      |      |      |      |
| 0100                               | 4 | SNZT   | SB<br>0  | LY<br>4  | BL   | LA<br>4  | A<br>4  | XAMI | INY  |      |      |      |      |      |      |      |      |      |      |
| 0101                               | 5 | RSTM   | SB<br>1  | LY<br>5  | BL   | LA<br>5  | A<br>5  | —    | TBA  | BM   | BM   | BM   | BM   | B    | B    | B    | B    | B    |      |
| 0110                               | 6 | RC   | SB<br>2  | LY<br>6  | BL   | LA<br>6  | A<br>6  | —    | TYA  |      |      |      |      |      |      |      |      |      |      |
| 0111                               | 7 | SC   | SB<br>3  | LY<br>7  | *BL  | LA<br>7  | A<br>7  | —    | RAR  |      |      |      |      |      |      |      |      |      |      |
| 1000                               | 8 | LX   | SZB<br>0 | LY<br>8  | BML  | LA<br>8  | A<br>8  | —    | CMA  |      |      |      |      |      |      |      |      |      |      |
| 1001                               | 9 | LX   | SZB<br>1 | LY<br>9  | BML  | LA<br>9  | A<br>9  | —    | IAD  |      |      |      |      |      |      |      |      |      |      |
| 1010                               | A | LX   | SZB<br>2 | LY<br>10 | BML  | LA<br>10 | A<br>10 | —    | TAY  |      |      |      |      |      |      |      |      |      |      |
| 1011                               | B | LX   | SZB<br>3 | LY<br>11 | BML  | LA<br>11 | A<br>11 | —    | TAB  |      |      |      |      |      |      |      |      |      |      |
| 1100                               | C | —  | RD       | LY<br>12 | BML  | LA<br>12 | A<br>12 | XAM  | AMC  |      |      |      |      |      |      |      |      |      |      |
| 1101                               | D | —  | SD       | LY<br>13 | BML  | LA<br>13 | A<br>13 | —    | —    |      |      |      |      |      |      |      |      |      |      |
| 1110                               | E | —  | —        | LY<br>14 | BML  | LA<br>14 | A<br>14 | —    | SEA  |      |      |      |      |      |      |      |      |      |      |
| 1111                               | F | —  | RT       | LY<br>15 | *BML | LA<br>15 | A<br>15 | —    | SEAM |      |      |      |      |      |      |      |      |      |      |


Note 1 : An instruction may consist of one or two word but only the first word is listed.

2 : The BL and BML codes marked with an asterisk are not available with the M50761-XXXP.

**MITSUBISHI MICROCOMPUTERS**  
**M50760-XXXP/M50761-XXXP**

**SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER**

**MACHINE INSTRUCTIONS**

| Parameter<br>Type of instruction | Mnemonic | Instruction code |                |                |                |                |                |                |                | No. of words | No. of cycles | Functions |  |
|----------------------------------|----------|------------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|--------------|---------------|-----------|--|
|                                  |          | D <sub>7</sub>   | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> |              |               |           |  |
| Register-to-register transfers   | TAB      | 0                | 1              | 1              | 1              | 1              | 0              | 1              | 1              | 7 B          | 1             | 1         | (A)←(B)  |
|                                  | TBA      | 0                | 1              | 1              | 1              | 0              | 1              | 0              | 1              | 7 5          | 1             | 1         | (B)←(A)  |
|                                  | TAY      | 0                | 1              | 1              | 1              | 1              | 0              | 1              | 0              | 7 A          | 1             | 1         | (A)←(Y)  |
|                                  | TYA      | 0                | 1              | 1              | 1              | 0              | 1              | 1              | 0              | 7 6          | 1             | 1         | (Y)←(A)  |
| RAM addresses                    | LY y     | 0                | 0              | 1              | 0              | y              | y              | y              | y              | 2 y          | 1             | 1         | (Y)←y, y=0~15  |
|                                  | LX x     | 0                | 0              | 0              | 0              | 1              | 0              | x              | x              | 0 8<br>+ x   | 1             | 1         | (X)←x, x=0~3   |
|                                  | INY      | 0                | 1              | 1              | 1              | 0              | 1              | 0              | 0              | 7 4          | 1             | 1         | (Y)←(Y)+1  |
| RAM-accumulator transfers        | TAM      | 0                | 1              | 1              | 0              | 0              | 0              | 0              | 0              | 6 0          | 1             | 1         | (A)←(M(DP))  |
|                                  | XAM      | 0                | 1              | 1              | 0              | 1              | 1              | 0              | 0              | 6 C          | 1             | 1         | (A)↔(M(DP))  |
|                                  | XAMI     | 0                | 1              | 1              | 0              | 0              | 1              | 0              | 0              | 6 4          | 1             | 1         | (A)↔(M(DP)), (Y)←(Y)+1   |
| Arithmetic operations            | LA n     | 0                | 1              | 0              | 0              | n              | n              | n              | n              | 4 n          | 1             | 1         | (A)←n, n=0~15  |
|                                  | A n      | 0                | 1              | 0              | 1              | n              | n              | n              | n              | 5 n          | 1             | 1         | (A)←(A)+n, n=0~15  |
|                                  | AMC      | 0                | 1              | 1              | 1              | 1              | 1              | 0              | 0              | 7 C          | 1             | 1         | (A)←(A)+(M(DP))+(CY)<br>(CY)←carry   |
|                                  | SC       | 0                | 0              | 0              | 0              | 0              | 1              | 1              | 1              | 0 7          | 1             | 1         | (CY)←1   |
|                                  | RC       | 0                | 0              | 0              | 0              | 0              | 1              | 1              | 0              | 0 6          | 1             | 1         | (CY)←0   |
|                                  | SZC      | 0                | 0              | 0              | 0              | 0              | 0              | 1              | 0              | 0 2          | 1             | 1         | (CY)=0 ?   |
|                                  | CMA      | 0                | 1              | 1              | 1              | 1              | 0              | 0              | 0              | 7 8          | 1             | 1         | (A)←(A)  |
| Bit operations                   | RAR      | 0                | 1              | 1              | 1              | 0              | 1              | 1              | 1              | 7 7          | 1             | 1         |                    |
|                                  | SB j     | 0                | 0              | 0              | 1              | 0              | 1              | j              | j              | 1 4<br>+ j   | 1             | 1         | (Mj(DP))←1, j=0~3  |
|                                  | RB j     | 0                | 0              | 0              | 1              | 0              | 0              | j              | j              | 1 0<br>+ j   | 1             | 1         | (Mj(DP))←0, j=0~3  |
|                                  | SZB j    | 0                | 0              | 0              | 1              | 1              | 0              | j              | j              | 1 8<br>+ j   | 1             | 1         | (Mj(DP))=0? j=0~3  |
| Comparisons                      | SEAM     | 0                | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 7 F          | 1             | 1         | (A)=(M(DP))?   |
|                                  | SEA n    | 0                | 1              | 1              | 1              | 1              | 1              | 1              | 0              | 7 E<br>+ 4 n | 2             | 2         | (A)=n?   |
|                                  |          | 0                | 1              | 0              | 0              | n              | n              | n              | n              |              |               |           |  |
| Jumps                            | B a      | 1                | 1              | a <sub>5</sub> | a <sub>4</sub> | a <sub>3</sub> | a <sub>2</sub> | a <sub>1</sub> | a <sub>0</sub> | C a<br>+ a   | 1             | 1         | (PC <sub>L</sub> )←a <sub>5</sub> ~a <sub>0</sub>  |
|                                  | BL p,a   | 0                | 0              | 1              | 1              | 0              | p <sub>2</sub> | p <sub>1</sub> | p <sub>0</sub> | 3 0<br>+ p   | 2             | 2         | (PC <sub>H</sub> )←p <sub>3</sub> ~p <sub>0</sub>  |
|                                  |          | 0                | p <sub>3</sub> | a <sub>5</sub> | a <sub>4</sub> | a <sub>3</sub> | a <sub>2</sub> | a <sub>1</sub> | a <sub>0</sub> | p a<br>+ a   |               |           | (PC <sub>L</sub> )←a <sub>5</sub> ~a <sub>0</sub>  |
|                                  | BM a     | 1                | 0              | a <sub>5</sub> | a <sub>4</sub> | a <sub>3</sub> | a <sub>2</sub> | a <sub>1</sub> | a <sub>0</sub> | 8 a<br>+ a   | 1             | 1         | (SK)←PC, (PC <sub>H</sub> )←0  |
|                                  | BML p,a  | 0                | 0              | 1              | 1              | 1              | p <sub>2</sub> | p <sub>1</sub> | p <sub>0</sub> | 3 8<br>+ p   | 2             | 2         | (PC <sub>L</sub> )←a <sub>5</sub> ~a <sub>0</sub><br>(SK)←PC,  |
|                                  |          | 0                | p <sub>3</sub> | a <sub>5</sub> | a <sub>4</sub> | a <sub>3</sub> | a <sub>2</sub> | a <sub>1</sub> | a <sub>0</sub> | p a<br>+ a   |               |           | (PC <sub>H</sub> )←p <sub>3</sub> ~p <sub>0</sub><br>(PC <sub>L</sub> )←a <sub>5</sub> ~a <sub>0</sub> |
| Timer operations                 | RT       | 0                | 0              | 0              | 1              | 1              | 1              | 1              | 1              | 1 F          | 1             | 1         | (PC)←(SK)  |
|                                  | SNZT     | 0                | 0              | 0              | 0              | 0              | 1              | 0              | 0              | 0 4          | 1             | 1         | (T)=1?<br>After skip (T)←0   |
|                                  | RSTM     | 0                | 0              | 0              | 0              | 0              | 1              | 0              | 1              | 0 5          | 1             | 1         | Timer reset, (T)←0   |

**MITSUBISHI MICROCOMPUTERS**  
**M50760-XXXP/M50761-XXXP**

**SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER**

2

| Skip conditions   | Flag CY                      | Description of operation   |
|---|------------------------------|--|
| —<br>—<br>—<br>—  |                              | Transfers contents of register B to register A.<br>Transfers contents of register A to register B.<br>Transfers contents of register Y to register A.<br>Transfers contents of register A to register Y.   |
| Written successively<br><br>Written successively<br><br>(Y)= 0                    |                              | Loads value of "y" into register Y.<br>When LY is written successively the first is executed and successive ones are skipped.<br>Loads value of "x" into register X.<br>When LX is written successively the first is executed and successive ones are skipped.<br>Increments contents of register Y by 1. Skips next instruction when new contents of register Y are "0".  |
| —<br>—<br><br>(Y)= 0  |                              | Transfers the RAM contents addressed by the active DP to register A.<br><br>Exchanges the contents of the RAM and register A.<br><br>Exchanges the contents of the RAM and register A.<br>The contents of register Y are incremented by 1 and when the result is "0", the next instruction is skipped.   |
| Written successively<br><br>carry = 0<br><br>—<br>—<br><br>(CY)= 0<br>—<br>—<br>— | 0/1<br><br>1<br>0<br><br>A 0 | Loads the value n in the instruction into register A.<br>When LA is written successively, the first is executed and successive ones are skipped.<br>Adds value of n to register A. The contents of flag CY remain unchanged.<br>The next instruction is skipped unless any carry is produced.<br>Adds the contents of the RAM and flag CY to register A.<br>The result is stored in register A and the carry in the active flag CY.<br>Sets active flag CY.<br>Resets active flag CY.<br>Skips next instruction when the contents of the active flag CY are "0".<br>Stores complement of register A in register A.<br>Rotates contents of register A and flag CY to right. |
| —<br>—<br><br>(MJ(DP))= 0   |                              | Sets the jth bit of the RAM addressed by the active DP.<br><br>Resets the jth bit of the RAM addressed by the active DP.<br><br>Skips next instruction when the contents of the jth bit of the RAM addressed by active DP are "0".   |
| (A)=(M(DP))<br><br>(A)= n   |                              | Skips next instruction when the contents of register A are equal to the RAM contents addressed by the active DP.<br><br>Skips next instruction when the contents of register A are equal to the value n in the instruction.  |
| —<br>—<br>—<br>—<br>—<br>—  |                              | Jumps to the address indicated by ( $a_5 - a_0$ ), while $PC_H$ remains unchanged.<br>Jumps to the address indicated by ( $p_3 - p_0, a_5 - a_0$ ).<br><br>Calls subroutine starting from the address indicated by ( $0, a_5 - a_0$ ), replaced by 0 and $PC_L$ has been replaced by ( $a_5 - a_0$ ).<br>Calls subroutine starting from the address indicated by ( $p_3 - p_0, a_5 - a_0$ ).<br><br>Returns from subroutine to main routine.   |
| (T)= 1<br><br>—   |                              | Skips the next instruction if timer flag (T) is "1".<br>Timer flag is reset when the instruction is skipped.<br>Resets timer and timer flag (T)  |

**MITSUBISHI MICROCOMPUTERS**  
**M50760-XXXP/M50761-XXXP**

**SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER**

**MACHINE INSTRUCTIONS**

| Parameter<br>Type of instruction | Mnemonic | Instruction code |                |                |                |                |                |                |                | No. of words | No. of cycles | Functions                       |
|----------------------------------|----------|------------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|--------------|---------------|---------------------------------|
|                                  |          | D <sub>7</sub>   | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> |              |               |                                 |
| Input/output operations          | SD       | 0                | 0              | 0              | 1              | 1              | 1              | 0              | 1              | 1            | 1             | (D(Y))←1                        |
|                                  | RD       | 0                | 0              | 0              | 1              | 1              | 1              | 0              | 0              | 1            | 1             | (D(Y))←0                        |
|                                  | IAF      | 0                | 1              | 1              | 1              | 0              | 0              | 0              | 0              | 1            | 1             | (A)←(F)                         |
|                                  | OFA      | 0                | 1              | 1              | 1              | 0              | 0              | 0              | 1              | 1            | 1             | (F)←(A)                         |
|                                  | SNZS     | 0                | 0              | 0              | 0              | 0              | 0              | 1              | 1              | 1            | 1             | (S)=1?                          |
|                                  | IAD      | 0                | 1              | 1              | 1              | 1              | 0              | 0              | 1              | 1            | 1             | After skipping (S)←0<br>(A)←(D) |
| Misc.                            | NOP      | 0                | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 1            | 1             | (PC)←(PC)+1                     |

| Symbol          | Contents   | Symbol  | Contents                                     |
|-----------------|--|---------|--|
| A               | 4-bit register (accumulator)   | D       | 9-bit port                                   |
| B               | 4-bit register   | F       | 4-bit port                                   |
| X               | 2-bit register   | ←       | Shows direction of data flow                 |
| Y               | 4-bit register   | ( )     | Indicates contents of register, memory, etc. |
| DP              | 6-bit data pointer, combination of register XY                           | xx      | 2-bit binary variable                        |
| PC <sub>H</sub> | The high-order 4 bits of the program counter                             | yyyy    | 4-bit binary variable                        |
| PC <sub>L</sub> | The low-order 6 bits of the program counter                              | nnnn    | 4-bit binary constant                        |
| PC              | 10-bit program counter, combination of PC <sub>H</sub> , PC <sub>L</sub> | jj      | 2-bit binary constant                        |
| SK              | 10-bit stack register  | —       |  |
| CY              | 1-bit carry flag   | aaaaaa' | Label used to indicate address               |
| T               | 1-bit timer overflow flag  | pppp    | Label used to indicate address               |
| S               | 1-bit port   |         |  |

Note : When a skip has occurred, the next instruction only is ignored and the program counter is not incremented by 2. Therefore, the number of cycles does not change in accordance with the existence or non-existence of skip.


**MITSUBISHI MICROCOMPUTERS**  
**M50760-XXXP/M50761-XXXP**

**SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER**

| Skip conditions | Flag CY | Description of operation  |
|-----------------|---------|---|
| —               |         | Sets the bit of port D that is designated by register Y.  |
| —               |         | Resets the bit of port D that is designated by register Y.  |
| —               |         | Transfers port F input to register A.   |
| —               |         | Outputs contents of register A to port F.   |
| (S)=1           |         | The next instruction is skipped when port S flag (S) is "1". Flag (S) is reset when the instruction is skipped. |
| —               |         | Transfers port D <sub>0</sub> ~D <sub>3</sub> input to register A.  |
| —               |         | No operation.   |

2

### BASIC TIMING DIAGRAM



Note 1 ; The crosshatch area indicates invalid input.

**MITSUBISHI MICROCOMPUTERS**  
**M50760-XXXP/M50761-XXXP**

**SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER**

**ABSOLUTE MAXIMUM RATINGS**

| Symbol    | Parameter                                  | Conditions                 | Limits              | Unit |
|-----------|--|----------------------------|---------------------|------|
| $V_{DD}$  | Supply voltage                             |                            | -0.3~7              | V    |
| $V_I$     | Input voltage, $X_{IN}$ , <u>RESET</u>     |                            | -0.3~ $V_{DD}$ +0.3 | V    |
| $V_I$     | Input voltage, ports F, $D_0 \sim D_3$ , S |                            | -0.3~11             | V    |
| $V_O$     | Output voltage, $X_{OUT}$                  |                            | -0.3~ $V_{DD}$ +0.3 | V    |
| $V_O$     | Output voltage, ports F, D                 | Output transistors cut-off | -0.3~11             | V    |
| $P_d$     | Power dissipation                          | $T_a = 25^\circ C$         | 400                 | mW   |
| $T_{opr}$ | Operating temperature                      |                            | -10~70              | °C   |
| $T_{stg}$ | Storage temperature                        |                            | -40~125             | °C   |

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -10 \sim 70^\circ C$ , unless otherwise noted)

| Symbol         | Parameter   | Conditions | Limits        |               |     | Unit |
|----------------|---|------------|---------------|---------------|-----|------|
|                |   |            | Min           | Nom           | Max |      |
| $V_{DD}$       | Supply voltage  |            | 4             |               | 6   | V    |
| $V_{SS}$       | Supply voltage  |            |               | 0             |     | V    |
| $V_{IH}$       | High-level input voltage, port F, $D_0 \sim D_3$ , S      |            | 0.7X $V_{DD}$ |               | 10  | V    |
| $V_{IH}$       | High-level input voltage, <u>RESET</u> , $X_{IN}$         |            | 0.7X $V_{DD}$ | $V_{DD}$      |     | V    |
| $V_{IL}$       | Low-level input voltage                                   |            | 0             | 0.3X $V_{DD}$ |     | V    |
| $I_{OL(peak)}$ | Low-level peak output current, port $D_4 \sim D_8$        |            |               |               | 24  | mA   |
| $I_{OL(peak)}$ | Low-level peak output current, ports F, $D_0 \sim 3$      |            |               |               | 10  | mA   |
| $I_{OL(avg)}$  | Low-level average output current, ports $D_4 \sim D_8$    | (Note 1)   |               |               | 12  | mA   |
| $I_{OL(avg)}$  | Low-level average output current, ports F, $D_0 \sim D_3$ | (Note 1)   |               |               | 5   | mA   |
| $f(\phi)$      | Internal clock oscillation frequency                      |            | 200           |               | 400 | kHz  |

Note 1 : The low-level average output currents  $I_{OL}$  (avg) are average values in 100ms period.

**ELECTRICAL CHARACTERISTICS** ( $T_a = -10 \sim 70^\circ C$ ,  $V_{DD} = 5 V \pm 10\%$ ,  $f = 200 \sim 400$  kHz)

| Symbol         | Parameter  | Test conditions   | Limits |     |     | Unit    |
|----------------|--|-------------------|--------|-----|-----|---------|
|                |  |                   | Min    | Typ | Max |         |
| $V_{OL}$       | Low-level output voltage, port F, $D_0 \sim D_3$                         | $I_{OL} = 1.6$ mA |        |     | 0.4 | V       |
| $V_{OL}$       | Low-level output voltage, ports $D_4 \sim D_8$                           | $I_{OL} = 12$ mA  |        |     | 2   | V       |
| $I_{IH}$       | High-level input current, ports F, $D_0 \sim D_8$ , S                    | $V_I = 10$ V      |        |     | 10  | $\mu A$ |
| $I_{IH}$       | High-level input current, $X_{OUT}$ , <u>RESET</u>                       | $V_I = V_{DD}$    |        |     | 10  | $\mu A$ |
| $I_{IH}(\phi)$ | High-level input current, $X_{IN}$                                       | $V_I = V_{DD}$    |        |     | 10  | $\mu A$ |
| $I_{IL}$       | Low-level input current, F, $D_0 \sim D_3$ , S, $X_{OUT}$ , <u>RESET</u> | $V_I = 0$ V       |        |     | -10 | $\mu A$ |
| $I_{IL}(\phi)$ | Low-level input current, $X_{IN}$  | $V_I = 0$ V       |        |     | -10 | $\mu A$ |
| $C_i$          | Clock input capacitance  | $f = 1$ MHz       |        | 7   | 10  | pF      |
| $I_{DD}$       | Supply current   | $f = 400$ kHz     | 400    | 900 |     | $\mu A$ |

---

## MELPS 740 MICROCOMPUTERS

---

3



**DESCRIPTION**


The M50740-XXXSP is a single-chip 8-bit microcomputer fabricated using CMOS technology and housed in a 52-pin shrink plastic molded DIL package. It is designed to suit for controlling home electrical appliances and consumer equipment with a simple instruction where the ROM and RAM use the same memory area.

**FEATURES**

- Basic machine instructions ..... 70
- Memory capacity ROM ..... 3072 bytes
- RAM ..... 96 bytes
- Instruction execution time (with shortest instruction, at 4MHz) .....  $2\mu s$  (min.)
- Single power supply .....  $5V \pm 10\%$
- Low power dissipation ..... 15mW during operation (4MHz)
- Subroutine nesting ..... 48 levels (max.)
- Interrupts ..... 5 sources, 32 levels (max.)
- 8-bit timers ..... 3
- Programmable input/output (ports P0, P1, P2, P3) ..... 32


**APPLICATION**

VTRs, tuners and audio equipment

**PIN CONFIGURATION (TOP VIEW)**

Outline 52P4B

NC : NO CONNECTION

**BLOCK DIAGRAM**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

**PERFORMANCE SPECIFICATIONS**

| Parameter                                  |                                | Performance   |
|--|--------------------------------|---|
| <b>Number of basic instructions</b>        |                                | 70  |
| <b>Execution time of basic instruction</b> |                                | 2 $\mu$ s (with shortest instructions, 4MHz clock frequency)            |
| <b>Clock frequency</b>                     |                                | 4MHz  |
| <b>Memory capacity</b>                     | ROM                            | 3072 bytes  |
|  | RAM                            | 96 bytes  |
| <b>Input/output ports</b>                  | INT                            | Input   |
|  | P0, P1, P2, P3                 | Input/output  |
|  | R                              | Input/output  |
|  | CNTR                           | Input/output  |
| <b>Timers</b>                              |                                | 8-bit prescalers x 2 + 8-bit timers x 3                                 |
| <b>Subroutine nesting</b>                  |                                | Max. 48 level   |
| <b>Interrupts</b>                          |                                | External interrupts (2), internal timer interrupts (3)                  |
| <b>Clock generator</b>                     |                                | Built-in (externally connected RC circuit, ceramic or quartz resonator) |
| <b>Supply voltage</b>                      | During operation               | 5V ± 10%  |
| <b>Power dissipation</b>                   | High-speed operation           | 15 mW (at 4MHz clock frequency)   |
|  | Low-speed operation            | 100 $\mu$ W (at 20kHz clock frequency)                                  |
| <b>Input/output characteristics</b>        | Input/output withstand voltage | 12V (Ports P0, P1, P2, INT, CNTR)                                       |
|  | Output current                 | 10mA (Ports P0, P1, P2, P3)   |
| <b>Memory expansion</b>                    |                                | Possible  |
| <b>Ambient operating temperature</b>       |                                | -10~70°C  |
| <b>Device structure</b>                    |                                | CMOS silicon gate process   |
| <b>Package</b>                             |                                | 52-pin shrink plastic molded DIL  |

**PIN DESCRIPTION**

| Pin                                | Name                                   | Input or output | Function   |
|------------------------------------|--|-----------------|--|
| V <sub>CC</sub><br>V <sub>SS</sub> | Supply voltage                         | In              | 5V ± 10% supplied to V <sub>CC</sub> , 0V supplied to V <sub>SS</sub>  |
| CNV <sub>SS</sub>                  | CNV <sub>SS</sub> input                | In              | To be connected to V <sub>SS</sub> .   |
| RESET                              | Reset input                            | In              | When this input is kept low for at least 2 $\mu$ s, the reset state is enabled.  |
| X <sub>IN</sub>                    | Clock input                            | In              | The clock generator circuit is built-in. For setting the oscillation frequency, either connect the external RC circuit to X <sub>IN</sub> and X <sub>OUT</sub> or connect a ceramic or quartz resonator across X <sub>IN</sub> and X <sub>OUT</sub> . When using an external clock source connect the clock generator source to X <sub>IN</sub> , leaving X <sub>OUT</sub> and X <sub>OUTF</sub> open. For details, refer to the section on the clock generator circuit. |
| X <sub>OUTS</sub>                  | Clock output                           | Out             | Internal clock generator output. An RC circuit or ceramic or quartz resonator is connected between this output and X <sub>IN</sub> to control the oscillation frequency. For details, refer to the section on the clock generator circuit.   |
| X <sub>OUTF</sub>                  | Clock output                           | Out             | Internal clock generator output. An RC circuit is connected between this output and X <sub>IN</sub> to control the oscillation frequency. For details, refer to the section on the clock generator circuit.  |
| $\phi$                             | Timing output                          | Out             | Timing output  |
| CNTR                               | Timer input/output and interrupt input | In/out          | Timer X input/output pin and interrupt input pin.  |
| INT                                | Interrupt input                        | In              | Interrupt input pin.   |
| P0 <sub>0</sub> ~P0 <sub>7</sub>   | Input/output port P0                   | In/out          | This 8-bit input/output port has a direction register and for each bit the port is programmed to serve for input or output. The input mode is established during resetting. N-channel open-drain circuits are used for the outputs. For details, refer to the section on the input/output pins.  |
| P1 <sub>0</sub> ~P1 <sub>7</sub>   | Input/output port P1                   | In/out          | This is an 8-bit input/output port with virtually the same functions as those of port P0.  |
| P2 <sub>0</sub> ~P2 <sub>7</sub>   | Input/output port P2                   | In/out          | This is an 8-bit input/output port with virtually the same functions as those of port P0.  |
| P3 <sub>0</sub> ~P3 <sub>7</sub>   | Input/output port P3                   | In/out          | This is an 8-bit input/output port with virtually the same functions as those of port P0, but p-channel open-drain circuits are used for the outputs.  |
| R <sub>0</sub> ~R <sub>3</sub>     | Input/output port R                    | In/out          | This 4-bit input/output port is used for connection with the I/O expander.   |
| R/W                                | Read/write output                      | Out             | Read/write signal output for I/O expander.   |
| CE                                 | Chip enable output                     | Out             | Chip enable signal output for I/O expander.  |
| RESET <sub>OUT</sub>               | Reset output                           | Out             | Reset signal output for I/O expander.  |

## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

## BASIC FUNCTION BLOCKS

## Memory

Fig. 1 shows the memory map. The 3072-byte ROM extends from  $1400_{16}$  to  $1FFF_{16}$ . The area from  $1F00_{16}$  to  $1FFF_{16}$  includes special addresses, and when the special page addressing mode is used with the JSR instruction, subroutines on these pages can be called with two bytes. The area from  $1FF4_{16}$  to  $1FFF_{16}$  includes the reset and interrupt vector addresses. For details, refer to the section on interrupts.

The addresses from  $0000_{16}$  to  $00FF_{16}$  are own as the zero page and access to this page can be achieved with two bytes by using the zero page addressing mode, which reduces the number of programming steps. The memories used frequently, such as the RAM, input/output ports and timers, are allocated to the zero page.

From  $0000_{16}$  to  $005F_{16}$  is the RAM space and the size is 96 bytes. Apart from storing data, the RAM is also used as a stack for subroutine calls or interrupts.




Fig.1 Memory layout

**SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER****CPU**

Six registers, as shown in Fig. 2, are contained inside the CPU. Each of these register is now described in turn.

**Accumulator A**


The accumulator is the 8-bit register and is heart of the microcomputer. Arithmetic and logic operations, transfers and processing of input/output and other data are performed centering on this register.

**Index Register X**

This is an 8-bit register. In the index addressing mode where this register serves as the index register, the contents of this register and the contents of the program counter is added and the result is actual address. When flag T in the program status register is "1," the contents of index register X become the other operand address.

**Index Register Y**

This is also an 8-bit register. In the index addressing mode where this register serves as the index register, the contents of this register and the contents of the program counter is added and the result is actual address.



**Fig.2 Register configuration**

## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

**Stack Pointer S**

The stack pointer is an 8-bit register used for calling subroutines and for interrupts. When an interrupt is acknowledged, the high-order contents of the program counter are saved in the address where the low-order address are the contents of the stack pointer and the high-order address are "0," the contents of the stack pointer are then decremented by 1, the low-order contents of the program counter are saved in the address where the low-order address are the contents of the stack pointer and the high-order address are "0," the contents of the stack pointer are then further decremented by 1, and the contents of the program status register are saved in the address where the low-order address are the contents of the stack pointer and the high-order address are "0."

This operation is performed automatically when an interrupt is acknowledged. The RTI instruction is used to return from the interrupt routine, and when it is executed, the stack pointer is incremented by 1 and returned in the reverse sequence to that described above. Since the contents of accumulator are not saved automatically, the PHA instruction must be used for this purpose. When the PHA instruction is executed, the contents of the accumulator are saved in the address where the low-order address are the contents of the stack pointer and the high-order address are "0," and the contents of the stack pointer are decremented by 1. The accumulator is returned by the PLA instruction. When this instruction is executed, the contents of the stack pointer are incremented by 1 and the contents of the address where the low-order address are the stack pointer contents and the high-order address are "0" enter the accumulator.

Similarly, the contents of the program status register are saved and returned by the PHP and PLP instructions respectively. With a subroutine call, program counter saving only is performed and this necessitates saving on the program for registers which must not be destroyed. The RTS instruction is employed to return from the subroutine.

**Program Counter PC**

This is a 16-bit counter consisting of  $PC_H$  and  $PC_L$ , both is 8 bit register.  $PC_H$  is 8 bit register, but only 5 bits are actually used. The program counter specifies the address of the program memory which is to be executed next.

**Processor Status Register PS**

This 8-bit register consists of the flags that hold the status immediately after arithmetic and logic operations. The C, Z, V and N flags can be tested and branched using the branch instructions. Each bit of the register is described in detail below.

**1. Carry Flag C**

The carry flag C is used to store carry or overflow after execution of arithmetic and logic operations by the arithmetic logic unit. It also undergoes change with the shift and rotate instructions. It can be set or reset directly using the SEC and CLC instructions.

**2. Zero Flag Z**

This flag is set when the results of data transfer or arithmetic and logic operations are "0" and reset when they are not "0."

**3. Interrupt Disable Flag I**

This flag disables all interrupts when its contents are "1." When an interrupt is acknowledged, its contents are automatically made "1." The flag can be set or reset by the program using the SEI and CLI instructions.

**4. Decimal Mode Flag D**

This flag determines whether additions and subtractions are to be undertaken by the binary or decimal mode. The ordinary binary mode is used when its contents are "0", while 1 word is processed as a 2-digit decimal number when its contents are "1." Decimal corrections are performed automatically. The SED and CLD instructions are used for setting and resetting.

**5. Break Flag B**

Operation is the same for interrupts when the BRK instruction is executed. This instruction is used for debugging programs. The BRK instruction interrupt vector and the interrupt vector of the lowest order of priority are located in the same address. In order to discriminate whether or not an interrupt has occurred with the BRK instruction, the contents of flag B are set to "1" when interrupted by the BRK instruction; at all other times, the contents are set to "0" and saved. It is possible to ascertain whether an interrupt has occurred with BRK by investigating the bit saved in the interrupt routine.

**6. X-modified Arithmetic Mode Flag**

Arithmetic and logic operations are performed between the accumulator and memory when the flag T contents is "0." When this bit is "1," the accumulator is bypassed and operations are performed directly between the memories. The results of such operations between memory 1 and memory 2 enter memory 1. The memory 1 address is specified by the contents of index register X; the memory 2 address is specified by the ordinary addressing mode. The SET and CLT instructions are used for setting and resetting flag T.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

### 7. Overflow Flag V

This flag is significant when in the addition and subtraction a single word is treated as a signed binary number. It is set when the results of an addition or subtraction exceed +127 or -128. Apart from this, the 6th bit of the memory subject to the execution of the BIT instruction enters the overflow flag when this instruction is executed. The CLV instruction is used to clear the overflow flag. A setting instruction is not provided.

### 8. Negative Flag N

This flag is set when the results of an arithmetic or logic operation or of data transfer are negative (7th bit is "1"). In addition, the 7th bit of the memory subject to the BIT instruction enters the negative flag when this instruction is executed. Instructions to set and reset this flag are not provided.

Table 1 Interrupt vector addresses and priority

| Interrupt source | Priority | Vector address |
|------------------|----------|----------------|
| RESET            | 1        | 1FFF, 1FFE     |
| CNTR             | 2        | 1FFD, 1FFC     |
| Timer X          | 3        | 1FFB, 1FFA     |
| Timer 1          | 4        | 1FF9, 1FF8     |
| Timer 2          | 5        | 1FF7, 1FF6     |
| INT (BRK)        | 6        | 1FF5, 1FF4     |

### INTERRUPTS

Interrupts include the interrupt from pin CNTR, the timer X interrupts, timer 1 interrupt, timer 2 interrupt, the interrupt from pin INT and the interrupt based on the BRK instruction. The interrupts are vector interrupts and Table 1 shows the vector table and priority. Resetting take the same action as interrupt and so it is described here.

When an interrupt is acknowledged, the registers are saved, as described in the above section on stack pointer S, the interrupt disable flag I is set and a jump is made to the address indicated by the contents of the vector table. The interrupt request bit is automatically cleared. Resetting is not disabled by any condition. Interrupts (exclusive of resetting) are not acknowledged when the interrupt disable flag has been set. The interrupts from pin CNTR, timer X, timer 1, timer 2 and INT can be controlled individually by the interrupt control and timer control registers. This is shown in Fig. 3. When the interrupt enable bit is "1," when the interrupt request bit is "1" and when the interrupt disable flag I is "0," the interrupt is acknowledged. When the level of pins CNTR and INT change from high to low or when the contents of timer X, timer 1 or timer 2 reach to "0," the corresponding interrupt request bits are set.

These bits can be reset by programming but cannot be set. The interrupt enable bit can be set and reset by programming. Whether interrupt is caused by the BRK instruction, can be verified by checking break flag B which has been saved, as mentioned in the section on the break flag B.




Fig.3 Interrupt control

## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

**Timers**

There are 3 timers: timer X, timer 1 and timer 2. Timer X has four modes which are selected by the value of the timer X mode bits (bit 2 and bit 3) in the timer control register. When the timer count stop bit (bit 5) is set to "1," all four timer X modes stop. Fig. 4 is a block diagram of timers X, 1 and 2. Timer 1 and timer 2 have a common prescaler composed of 8 bits. The frequency division ratio is determined by the prescaler contents. This ratio is  $1/(n+2)$  when the prescaler latch contents are made n decimally. All the timers have 8-bit timer latches. The countdown system is featured for the timers, and the timer latch contents are re-loaded into the timer at the following cycle when the counter contents reach to "0."

When the timer contents reach to "0," the interrupt request bit (on the interrupt control register or on the timer control register located in the  $FE_{16}$  or  $FF_{16}$  address respectively) corresponding to the timer is set to "1." Any number except "0" should be entered in the prescaler latch and timer latch.

Refer to the section on interrupts for details. The four modes of timer X are now described.

## (1) Timer mode (00)

In this mode the frequency produced by dividing the oscillation frequency by 16, is counted. When the timer contents reach to "0," the interrupt request bit is set to "1," the timer latch contents are re-loaded and the count is continued.

## (2) Pulse output mode (01)

Every time the timer contents reach to "0," the signal on the pin CNTR changes the polarity.

## (3) Event counter mode (10)

Operation is the same as in the timer mode except for counting the signal from pin CNTR.

3




Fig.4 Block diagram of timer X, timer 1, timer 2

## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

## (4) Pulse width measurement mode (11)

The frequency, produced by dividing the oscillation frequency by 16, is counted only while the pin CNTR level is low. When the counter contents reach to "0," the interrupt request bit is set to "1," the timer latch contents are re-loaded and the count is continued.

Fig. 5 shows the relationship between the timer control register contents and the timer modes.

Also shown are the processor mode and other bits.

When reset or the STP instruction is executed, the timer X prescaler is set in  $FF_{16}$  and the timer X latch is set in  $01_{16}$ . When the STP instruction is executed, the frequency produced by dividing the oscillation frequency by 16 serves as the timer X prescaler input, regardless of the timer X mode bit. This mode is released either when the timer X interrupt request bit is set to "1" or when resetting is accomplished and resume the mode determined by the timer X mode bit. For details on the operation of the STP instruction, reference should be made to the section on the oscillator circuit.




Fig.5 Configuration of timer control register




Fig.6 Timing diagram during resetting

## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

**Reset Circuit**

When a supply voltage of  $5V \pm 10\%$  is being supplied to the M50740-XXXSP and the RESET pin is returned to the high level after being kept at the low level for  $2\mu s$  or more, the reset is released in accordance with the sequence shown in Fig. 6, and the program starts from the address which is derived from the contents of the address  $1FFF_{16}$  and  $1FFE_{16}$ , high-order address is the contents of address  $1FFF_{16}$  and low-order address is the contents of address  $1FFE_{16}$ . When resetting is accomplished, the internal state of the microcomputer is as shown in Fig. 7.

Fig. 8 shows an example of the reset circuit.

The reset input voltage should be set to less than 0.6V at that point when the supply voltage is passing through 4.5V.

| Address  |                     |                                     |
|--|---------------------|-------------------------------------|
| (1) Data direction register of port 0  | ( E $1_{16}$ ) ...  | 0 0 $_{16}$                         |
| (2) Data direction register of port 1  | ( E $3_{16}$ ) ...  | 0 0 $_{16}$                         |
| (3) Data direction register of port 2  | ( E $5_{16}$ ) ...  | 0 0 $_{16}$                         |
| (4) Data direction register of port 3  | ( E $9_{16}$ ) ...  | 0 0 $_{16}$                         |
| (5) Prescaler X  | ( F C $_{16}$ ) ... | F F $_{16}$                         |
| (6) Timer X  | ( F D $_{16}$ ) ... | 0 1 $_{16}$                         |
| (7) Interrupt control register   | ( F E $_{16}$ ) ... | 0 0 $_{16}$                         |
| (8) Timer control register   | ( F F $_{16}$ ) ... | 0 0 $_{16}$                         |
| (9) Interrupt disable flag on the processor status register  | ( P S ) ...         | [ ] [ ] [ ] 1 [ ] [ ]               |
| (10) Program counter   | ( P C H ) ...       | contents of the address $1FFF_{16}$ |
|  | ( P C L ) ...       | contents of the address $1FFE_{16}$ |
| (11) The oscillator output is connected to pin $X_{OUTF}$ as with the state established after the FST instruction has been executed. |                     |                                     |

Fig.7 Internal state of microcomputer after resetting




Fig.8 Example of reset circuit

**Input/Output Pins**

## (1) Port P0

This port is an 8-bit input/output port with n-channel open-drain outputs. As shown in the memory map of Fig. 1, port P0 is treated as the memory of address  $E0_{16}$  on the zero page. Port P0 has a data direction register (address  $E1_{16}$  on zero page) and programming can be undertaken for individual bit to use the port for input or output. The pins where the data direction register is programmed to "1" are for output and those where the register is programmed to "0" are for input. The data written into the pin programmed as an output pin are written into the port latch and supplied direct to the output pin. When reading the data from a pin programmed as an output pin, it is not the output pin contents which are read but the port latch contents. Consequently, since the LED or other similar part is driven directly, the value output previously can be read correctly even if the low-level output voltage rises. The pin programmed as an input pin remains floating, so external signal can be read. When data are written, they are written into the port latch only and the pin remains floating.

## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

## (2) Port P1

This has the same functions as port P0.

## (3) Port P2

This has the same functions as port P0.

## (4) Port P3

Apart from the fact that this port has p-channel open-drain outputs, its functions are the same as those for port P0. Fig. 9 is a block diagram of port P0~P3.

Also indicated are the output structure of port R, CNTR,  $\phi$ , R/W, CE and  $\text{RESET}_{\text{OUT}}$ .

## (5) Port R

This port is for exchanging data with the I/O expander. When  $\phi$  is high, the port address of the I/O expander is sent; when it is low, data are sent to or received from the expander. The above data and addresses are effective only when pin CE is low. Fig. 10 is a timing diagram.

## (6) CE

This pin is set low when the address becomes the I/O expander address ( $D0_{16}\sim DF_{16}$ ). It is used to inform the I/O expander that the port R address or data is effective.

## (7) R/W

This is set low while writing is being executed, and it is used to inform the I/O expander that either writing or reading is being undertaken.

(8)  $\phi$ 

Normally output to this pin is a signal with a frequency produced by dividing the clock frequency by 4. However, when pin CE is low, an output with a frequency which is one-eighth of the clock frequency is output. The pin is used to provide synchronization with the I/O expander.

(9)  $\text{RESET}_{\text{OUT}}$ 

When the  $\text{RESET}$  pin is set low, this pin also goes low. When the  $\text{RESET}$  pin is set high, the pin also goes high after between 8 and 15 clock cycles (this depends on the internal state of the microcomputer). The  $\text{RESET}_{\text{OUT}}$  pin itself is used to reset the I/O expander.

## (10) INT

When an input which changes the level from high to low is applied to this interrupt input pin, the INT interrupt request bit (bit 1 of address  $FE_{16}$ ) is set to "1."

## (11) CNTR

This pin serves both as the timer X input/output pin and as the interrupt input pin. When an input which changes its level from high to low is applied, the CNTR interrupt request bit (bit 7 of address  $FE_{16}$ ) is set to "1." The pin serves as the external pulse input pin in the event counter mode. In the pulse output mode a pulse which reverses its polarity is output every time the timer X contents are reach to "0." In the pulse width measurement mode, the pulse to be measured is supplied to this pin.




Fig.9 Block diagram of port P0~P3 (single chip mode) and output formats of port R, CNTR, R/W, CE and  $\text{RESET}_{\text{OUT}}$




Fig.10 Timing diagram of port R

## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

**Clock Generator Circuit**

The clock generator circuit is built-in, as shown in Fig. 11. When the STP instruction is executed, oscillation is stopped with the internal clock  $\phi$  in the high-level. Furthermore,  $FF_{16}$  is set in prescaler X and  $01_{16}$  in timer X, and the output, one-sixteenth of the oscillator output, is forcibly connected to the prescaler X input. This connection is released when, as mentioned in the timer section, timer X overflows or when resetting is accomplished. Oscillation re-starts when an interrupt is acknowledged but the internal clock  $\phi$  remains high until timer X overflows. Only when timer X overflows is the internal clock  $\phi$  supplied. This is because time is required for the oscillation to rise when a ceramic resonator or similar part is employed.

When the FST instruction is executed,  $SW_{osc}$  closes and when the SLW instruction is executed, it opens. These instructions are used when RC oscillation is employed and the oscillation frequency is changed.  $SW_{osc}$  is closed during resetting.




Fig.11 Block diagram of clock generator circuit

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

When the address becomes the I/O expander address ( $D0_{16} \sim Df_{16}$ ),  $SW\phi$  is connected to the output ( $CE=1$ ) which is one-eighth of the oscillation frequency and at all other times it is connected to the output ( $CE=0$ ) which is one-fourth of the same frequency. This is because a margin in terms of time is given to the signal exchange with the I/O expander.




Fig.12 Externally connected ceramic resonator circuit




Fig.13 External clock input circuit




Fig.14 External RC circuit

Figs. 12~14 give examples of clock generator circuits. The clock signal is produced if a ceramic resonator (or quartz crystal) is externally connected.  $X_{OUTF}$  is left open. The capacitance and other constants depend on the resonator itself and the values recommended by the manufacturer in question should be used.

When the external clock source is used it should be applied to the  $X_{IN}$  pin with pins  $X_{OUTS}$  and  $X_{OUTF}$  left open. An inverter is required externally for RC oscillation.

**SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER****Addressing Modes**

The M50740-XXXSP has 17 addressing modes and an extremely powerful memory access capability.

When extracting data required for arithmetic and logic operations from the memory or when storing the results of such operations in a memory using the appropriate instructions for this purpose, the memory address must be specified. Even when jumping to an address during a program, that particular address must be specified. The specification of the memory address is called addressing. The data required for addressing and the registers involved are now described. The M50740-XXXSP's instructions can be classified into three kinds, as shown in Fig. 15, by the byte number in the program memory required for configuring the instruction: 1-byte, 2-byte and 3-byte instructions. In each case, the first byte is known as the "operation code" which forms the basis of the instruction. The second or third byte is called the "operand" which affects the addressing. The contents of index registers X and Y also effect the addressing.

However many the addressing modes, there is no difference in the sense that a particular memory is specified. What differs is whether the operand or the index register contents or a combination of both should be used to specify the memory or jump destination. Based on these 3 methods, the range of variation is increased and the M50740-XXXSP's operation is enhanced by combinations of the bit operation instructions, jump instruction and arithmetic instructions. The accumulator or register is specified with a 1-byte instruction and so there is no operand byte, which is the part specifying the memory.

Actual addressing modes are now described by type.




Fig.15 Instruction byte configuration


**SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER**

**Name** : Immediate addressing mode  
**Function** : Operand follow immediate after opcode.

**Instructions** : ADC, AND, CMP, CPX, CPY,  
EOR, LDA, LDX, LDY, ORA,  
SBC

**Example** : Mnemonic      Machine code  
 ADC #\$A5      69<sub>16</sub> A5<sub>16</sub>


\* This symbol designates the immediate addressing mode.



**Name** : Accumulator addressing mode  
**Function** : Operation is performed on accumulator.


**Instructions** : ASL, DEC, INC, LSR, ROL,  
ROR

**Example** : Mnemonic      Machine code  
 ROL A      2A<sub>16</sub>




SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Name : Zero page addressing mode  
 Function : Operation is performed on the zero page memory ( $00_{16} \sim FF_{16}$ )  
 Instructions : ADC, AND, ASL, BIT, CMP, COM, CPX, CPY, DEC, EOR, INC, LDA, LDM, LDX, LDY, LSR, ORA, ROL, ROR, RRF, SBC, STA, STX, STY, TST  
 Example : Mnemonic Machine code  
 ADC \$02      65<sub>16</sub> 02<sub>16</sub>




3

Name : Zero page X addressing mode  
 Function : Operation is performed on the memory which address is specified by adding the operand and contents of index register X.  
 Instructions : ADD, AND, ASL, CMP, DEC, EOR, INC, LDA, LDY, LSR, ORA, ROL, ROR, SBC, STA, STY  
 Example : Mnemonic Machine code  
 ADC \$1E,X      75<sub>16</sub> 1E<sub>16</sub>




## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

**Name** : Zero page Y addressing mode  
**Function** : Operation is performed on the memory which address is specified by adding the operand and contents of index register Y.  
**Instructions** : LDX, STX  
**Example** : Mnemonic      Machine code  
           LDX \$02,Y      B6<sub>16</sub> 02<sub>16</sub>




**Name** : Absolute addressing mode  
**Function** : Operation is performed on the memory which address is specified by first and second operand.  
**Instructions** : ADC, AND, ASL, BIT, CMP, CPX, CPY, DEC, EOR, INC, JMP, JSR, LDA, LDX, LDY, LSR, ORA, ROL, ROR, SBC, STA, STX, STY  
**Example** : Mnemonic      Machine code  
           ADC \$AD12      6D<sub>16</sub> 12<sub>16</sub> AD<sub>16</sub>




## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Name : Absolute X addressing mode  
 Function : Operation is performed on the memory which address is specified by adding the contents of index register X and value indicated first and second operand.  
 Instructions : ADC, AND, ASL, CMP, DEC, EOR, INC, LDA, LDY, LSR, ORA, ROL, ROR, SBC, STA  
 Example : Mnemonic Machine code  
 ADC \$AD12,X 7D<sub>16</sub> 12<sub>16</sub> AD<sub>16</sub>




3

Name : Absolute Y addressing mode  
 Function : Operation is performed on the memory which address is specified by adding the contents of index register Y and value indicated first and second operand.  
 Instructions : ADC, AND, CMP, EOR, LDA, LDX, ORA, SBC, STA  
 Example : Mnemonic Machine code  
 ADC \$AD12,Y 79<sub>16</sub> 12<sub>16</sub> AD<sub>16</sub>



## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

**Name** : Implied addressing mode  
**Function** : Implied addressing mode need no operand.  
**Instructions** : BRK, CLC, CLD, CLI, CLT, CLV, DEX, DEY, FST, INX, INY, NOP, PHA, PHP, PLA, PLP, RTI, RTS, SEC, SED, SEI, SET, SLW, STP, TAX, TSX, TAY, TXA, TYA  
**Example** : Mnemonic Machine code  
CLC 18<sub>16</sub>




Carry flag reset

**Name** : Relative addressing mode  
**Function** : Jumps to address which is produced by adding the contents of program counter and the contents of operand.  
**Instructions** : BCC, BCS, BEQ, BMI, BNE, BPL, BRA, BVC, BVS  
**Example** : Mnemonic Machine code  
BCC \*-12 90<sub>16</sub> F4<sub>16</sub>


Jumps to -12 address when carry flag(c) is cleared.

Proceed to next address when carry flag(c) is set.




## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

**Name** : Indirect X addressing mode  
**Function** : Operation is performed on the memory at address indicated by contents of consecutive 2 byte memory which first address is formed by adding operand and contents of index register X.  
**Instructions** : ADC, AND, CMP, EOR, LDA, ORA, SBC, STA  
**Example** : Mnemonic Machine code  
 ADC (\$1E,X) 61<sub>16</sub> 1E<sub>16</sub>



3


**Name** : Indirect Y addressing mode  
**Function** : Operation is performed on the memory addressed by adding the contents of index register Y and contents of consecutive 2 byte zero page memory which first address is specified by operand.  
**Instructions** : ADC, AND, CMP, EOR, LDA, ORA, SBC, STA  
**Example** : Mnemonic Machine code  
 ADC (\$1E),Y 71<sub>16</sub> 1E<sub>16</sub>



In this example, 00<sub>16</sub> as data I and 12<sub>16</sub> as Data II have been stored beforehand.


## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

**Name** : Indirect absolute addressing mode  
**Function** : Specifies consecutive 2-byte memories by contents of first and second operand and jumps to address indicated by contents of these memories.  
**Instructions** : JMP, JSR  
**Example** : Mnemonic Machine code  
 JMP \$1400 6C<sub>16</sub> 00<sub>16</sub> 14<sub>16</sub>



In this example, FF<sub>16</sub> as data I and 1E<sub>16</sub> as data II have been stored beforehand.

**Name** : Zero page indirect absolute addressing mode  
**Function** : Specifies consecutive 2-byte memories in zero page area by operand contents and jumps to address indicated by contents of these memories.  
**Instructions** : JMP, JSR  
**Example** : Mnemonic Machine code  
 JMP \$05 B2<sub>16</sub> 05<sub>16</sub>




In this example, FF<sub>16</sub> as data I and 1E<sub>16</sub> as data II have been stored beforehand.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Name : Special page addressing mode  
 Function : Jumps to address in special page area. 8 high-order address and 8 low-order address of jump destination is  $1F_{16}$  and contents of operand respectively.

Instruction : JSR  
 Example : Mnemonic Machine code  
 JSR  $\$1FE0$   $22_{16} E0_{16}$

\* This symbol denotes special page mode.




3

Name : Zero page bit addressing mode

Function : Operation is performed on the bit specified by 3 high-order bits of opcode, memory address containing this bit is specified by operand.


Instructions : CLB, SEB

Example : Mnemonic Machine code  
 CLB 5,\$04  $BF_{16} 04_{16}$




## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

**Name** : Accumulator bit addressing mode  
**Function** : Specifies bit in accumulator by 3 high-order bits of opcode.  
**Instructions** : CLB, SEB  
**Example** : Mnemonic Machine code  
CLB 5,A BB<sub>16</sub>




**Name** : Zero page bit addressing mode  
**Function** : Operation is performed on the bit specified by 3 high-order bits of opcode, memory address containing this bit is specified by operand.  
**Instructions** : CLB, SEB  
**Example** : Mnemonic Machine code  
CLB 5,\$04 BF<sub>16</sub> 04<sub>16</sub>

When accumulator bit 5 is cleared




When accumulator bit 5 is set



## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

|              |  |  |  |
|--------------|--|--|--|
| Name         | : Zero page bit relative addressing mode   | Jump to * - 12 address when 04 <sub>16</sub> address bit 5 is cleared. | Advance to * address when 04 <sub>16</sub> address bit 5 is set. |
| Function     | : Operation is performed on the bit specified by 3 high-order bits of opcode, memory address containing this bit is specified by first operand and, depending on the state of this special bit, jumps to the address indicated by the value produced by adding the second operand contents to the contents of the program counter. |  |  |
| Instructions | <b>BBC, BBS</b>  |  |  |
| Example      | Mnemonic Machine code<br><b>BBC 5,\$04,-12 B7<sub>16</sub> 04<sub>16</sub> F4<sub>16</sub></b>   |  |  |



3

## Documentation Required for Ordering a Custom Mask

The following information should be provided when ordering a custom mask:

- (1) M50740-XXXSP mask confirmation sheet
- (2) ROM data EPROM 3 sets

## Programming Precautions

- (1) The frequency division ratio of the timers and prescalers is not  $1/(n+1)$  but  $1/(n+2)$ .
- (2) Select any numerical value except 0 for the set values of the timers and prescalers.
- (3) Even when the BBC or BBS instruction is executed immediately after the contents of the interrupt request bit has been changed by the program, the execution is still valid for the contents prior to the change. This means that for execution keyed to the contents subsequent to the change, the instruction should be executed after one or more instructions.
- (4) Data should be read from the timers and prescalers while there is no change in the prescaler input.
- (5) The decimal mode flag D is set to "1" and the ADC or SBC instruction is executed with decimal arithmetic and logic operations. In this case, the SEC or CLC instruction should be executed after one or more instructions from the ADC or SBC instruction.

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

MACHINE INSTRUCTIONS

| Symbol          | Function   | Details  | Addressing mode |   |   |     |   |   |    |   |   |          |   |   |    |   |          |   |   |
|-----------------|--|--|-----------------|---|---|-----|---|---|----|---|---|----------|---|---|----|---|----------|---|---|
|                 |  |  | IMP             |   |   | IMM |   |   | A  |   |   | BIT,A    |   |   | ZP |   |          |   |   |
|                 |  |  | OP              | n | # | OP  | n | # | OP | n | # | OP       | n | # | OP | n | #        |   |   |
| ADC<br>(Note 1) | When T=0<br>$A \leftarrow A + M + C$   | Adds the carry, accumulator and memory contents. The results are entered into the accumulator.   |                 |   |   | 69  | 2 | 2 |    |   |   |          |   |   | 65 | 3 | 2        |   |   |
|                 | When T=1<br>$M(X) \leftarrow M(X) + M + C$   | Adds the contents of the memory in the address indicated by index register X, the contents of the memory specified by the addressing modes in the columns on the right, and the contents of the carry. The results are entered into the memory at the address indicated by index register X. |                 |   |   |     |   |   |    |   |   |          |   |   |    |   |          |   |   |
| AND<br>(Note 1) | When T=0<br>$A \leftarrow A \wedge M$  | "AND-s" the accumulator and memory contents. The results are entered into the accumulator.   |                 |   |   | 29  | 2 | 2 |    |   |   |          |   |   | 25 | 3 | 2        |   |   |
|                 | When T=1<br>$M(X) \leftarrow M(X) \wedge M$  | "AND-s" the contents of the memory of the address indicated by index register X and the contents of the memory specified by the addressing modes in the columns on the right. The results are entered into the memory at the address indicated by index register X.                          |                 |   |   |     |   |   |    |   |   |          |   |   |    |   |          |   |   |
| ASL             | $\begin{matrix} 7 & 0 \\ C \leftarrow \boxed{\quad} \leftarrow 0 \end{matrix}$   | 1-bit shifts the contents of accumulator or contents of memory to the left. "0" enters 0th bit of memory or accumulator and the contents of the 7th bit enter carry flag.  |                 |   |   |     |   |   | 0A | 2 | 1 |          |   |   | 06 | 5 | 2        |   |   |
| BBC<br>(Note 4) | $A_b$ or $M_b = 0?$  | Branches when the contents of the bit specified in the accumulator or memory are "0".  |                 |   |   |     |   |   |    |   |   | 13<br>2i | 4 | 2 |    |   | 17<br>2i | 5 | 3 |
| BBS<br>(Note 4) | $A_b$ or $M_b = 1?$  | Branches when the contents of the bit specified in the accumulator or memory are "1".  |                 |   |   |     |   |   |    |   |   | 03<br>2i | 4 | 2 |    |   | 07<br>2i | 5 | 3 |
| BCC<br>(Note 4) | $C = 0?$   | Branches when the contents of carry flag are "0".  |                 |   |   |     |   |   |    |   |   |          |   |   |    |   |          |   |   |
| BCS<br>(Note 4) | $C = 1?$   | Branches when the contents of carry flag are "1".  |                 |   |   |     |   |   |    |   |   |          |   |   |    |   |          |   |   |
| BEQ             | $Z = 1?$   | Branches when the contents of zero flag are "1".   |                 |   |   |     |   |   |    |   |   |          |   |   |    |   |          |   |   |
| BIT             | $A \wedge M$   | "AND-s" the contents of accumulator and memory. The results are not entered anywhere.  |                 |   |   |     |   |   |    |   |   |          |   |   | 24 | 3 | 2        |   |   |
| BMI<br>(Note 4) | $N = 1?$   | Branches when the contents of negative flag are "1".   |                 |   |   |     |   |   |    |   |   |          |   |   |    |   |          |   |   |
| BNE<br>(Note 4) | $Z = 0?$   | Branches when the contents of zero flag are "0".   |                 |   |   |     |   |   |    |   |   |          |   |   |    |   |          |   |   |
| BPL<br>(Note 4) | $N = 0?$   | Branches when the contents of negative flag are "0".   |                 |   |   |     |   |   |    |   |   |          |   |   |    |   |          |   |   |
| BRA             | $PC \leftarrow PC \pm \text{offset}$   | Jumps to address where offset has been added to the program counter.   |                 |   |   |     |   |   |    |   |   |          |   |   |    |   |          |   |   |
| BRK             | $B \leftarrow 1$<br>$M(S) \leftarrow PC_H$<br>$S \leftarrow S - 1$<br>$M(S) \leftarrow PC_L$<br>$S \leftarrow S - 1$<br>$M(S) \leftarrow PS$<br>$S \leftarrow S - 1$<br>$PC_L \leftarrow AD_L$<br>$PC_H \leftarrow AD_H$ | Executes software interrupt.   | 00              | 7 | 1 |     |   |   |    |   |   |          |   |   |    |   |          |   |   |

**SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER**

| Addressing mode |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        | Processor status register |        |        |                                |   |   |   |   |   |   |   |   |
|-----------------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|---------------------------|--------|--------|--------------------------------|---|---|---|---|---|---|---|---|
| ZP,X            | ZP,Y   | ABS    |        | ABS,X  |        | ABS,Y  |        | IND    |        | ZP,IND |        | IND,X  |        | IND,Y  |        | REL                       |        | SP     |                                | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| OP n #          | OP n # | OP n # | OP n # | OP n # | OP n # | OP n # | OP n # | OP n # | OP n # | OP n # | OP n # | OP n # | OP n # | OP n # | OP n # | OP n #                    | OP n # | OP n # | N                              | V | T | B | D | I | Z | C |   |
| 75 4 2          |        |        |        | 6D 4 3 | 7D 5 3 | 79 5 3 |        |        |        |        |        | 61 6 2 | 71 6 2 |        |        |                           |        |        |                                | N | V | * | * | * | * | Z | C |
| 35 4 2          |        |        |        | 2D 4 3 | 3D 5 3 | 39 5 3 |        |        |        |        |        | 21 6 2 | 31 6 2 |        |        |                           |        |        |                                | N | * | * | * | * | * | Z | * |
| 16 6 2          |        |        |        | 0E 6 3 | 1E 7 3 |        |        |        |        |        |        |        |        |        |        |                           |        |        | N                              | * | * | * | * | * | Z | C |   |
|                 |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |                           |        |        | *                              | * | * | * | * | * | * | * |   |
|                 |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |                           |        |        | *                              | * | * | * | * | * | * | * |   |
|                 |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |                           |        |        | 90 2 2                         |   | * | * | * | * | * | * |   |
|                 |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |                           |        |        | B0 2 2                         |   | * | * | * | * | * | * |   |
|                 |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |                           |        |        | F0 2 2                         |   | * | * | * | * | * | * |   |
|                 |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |                           |        |        | M <sub>7</sub> -M <sub>6</sub> | * | * | * | * | * | Z | * |   |
|                 |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |                           |        |        | 30 2 2                         |   | * | * | * | * | * | * |   |
|                 |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |                           |        |        | D0 2 2                         |   | * | * | * | * | * | * |   |
|                 |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |                           |        |        | 10 2 2                         |   | * | * | * | * | * | * |   |
|                 |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |                           |        |        | 80 4 2                         |   | * | * | * | * | * | * |   |
|                 |        |        |        |        |        |        |        |        |        |        |        |        |        |        |        |                           |        |        |                                | * | * | 1 | * | 1 | * | * |   |

**SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER**

| Symbol          | Function   | Details  | Addressing mode |   |   |     |   |   |    |   |       |          |    |   |    |          |   |   |
|-----------------|--|--|-----------------|---|---|-----|---|---|----|---|-------|----------|----|---|----|----------|---|---|
|                 |  |  | IMP             |   |   | IMM |   |   | A  |   | BIT,A |          | ZP |   |    |          |   |   |
|                 |  |  | OP              | n | # | OP  | n | # | OP | n | #     | OP       | n  | # | OP | n        | # |   |
| BVC<br>(Note 4) | V=0?   | Branches when the contents of overflow flag are "0."   |                 |   |   |     |   |   |    |   |       |          |    |   |    |          |   |   |
| BVS<br>(Note 4) | V=1?   | Branches when the contents of overflow flag are "1."   |                 |   |   |     |   |   |    |   |       |          |    |   |    |          |   |   |
| CLB             | A <sub>b</sub> or M <sub>b</sub> ←0                            | Clears the contents of the bit specified in the accumulator or memory to "0."  |                 |   |   |     |   |   |    |   |       | 1B<br>2i | 2  | 1 |    | 1F<br>2i | 5 | 2 |
| CLC             | C←0  | Clears the contents of the carry flag to "0."  | 18              | 2 | 1 |     |   |   |    |   |       |          |    |   |    |          |   |   |
| CLD             | D←0  | Clears the contents of decimal mode flag to "0."   | D8              | 2 | 1 |     |   |   |    |   |       |          |    |   |    |          |   |   |
| CLI             | I←0  | Clears the contents of interrupt disable flag to "0."  | 58              | 2 | 1 |     |   |   |    |   |       |          |    |   |    |          |   |   |
| CLT             | T←0  | Clears the contents of X-modified arithmetic mode flag to "0."   | 12              | 2 | 1 |     |   |   |    |   |       |          |    |   |    |          |   |   |
| CLV             | V←0  | Clears the contents overflow flag to "0."  | B8              | 2 | 1 |     |   |   |    |   |       |          |    |   |    |          |   |   |
| CMP<br>(Note 3) | When T=0<br>A←M<br>When T=1<br>M(X)←M                          | Compares the contents of accumulator and memory.<br>Compares the contents of the memory specified by addressing modes in the columns on the right with the contents of the address indicated by index register X.  |                 |   |   | C9  | 2 | 2 |    |   |       |          | C5 | 3 | 2  |          |   |   |
| COM             | M←M'   | Forms one's complement of contents of memory, and store it into memory.  |                 |   |   |     |   |   |    |   |       |          | 44 | 5 | 2  |          |   |   |
| CPX             | X←M  | Compares the contents of index register X and memory.  |                 |   |   | E0  | 2 | 2 |    |   |       |          | E4 | 3 | 2  |          |   |   |
| CPY             | Y←M  | Compares the contents of index register Y and memory.  |                 |   |   | C0  | 2 | 2 |    |   |       |          | C4 | 3 | 2  |          |   |   |
| DEC             | A←A-1 or<br>M←M-1  | Decrements the contents of accumulator or memory by 1.   |                 |   |   |     |   |   | 1A | 2 | 1     |          | C6 | 5 | 2  |          |   |   |
| DEX             | X←X-1  | Decrements the contents of index register X by 1.  | CA              | 2 | 1 |     |   |   |    |   |       |          |    |   |    |          |   |   |
| DEY             | Y←Y-1  | Decrements the contents of index register Y by 1.  | 88              | 2 | 1 |     |   |   |    |   |       |          |    |   |    |          |   |   |
| EOR<br>(Note 1) | When T=0<br>A←A $\oplus$ M<br>When T=1<br>M(X)←M(X) $\oplus$ M | "Exclusive-ORs" the contents of accumulator and memory. The results are stored into the accumulator.<br>"Exclusive-ORs" the contents of the memory specified by the addressing modes in the columns on the right and the contents of the memory at the address indicated by index register X. The results are stored into the memory at the address indicated by index register X. |                 |   |   | 49  | 2 | 2 |    |   |       |          | 45 | 3 | 2  |          |   |   |
| FST             |  | Connects oscillator output to X <sub>OUTF</sub> .  | E2              | 2 | 1 |     |   |   |    |   |       |          |    |   |    |          |   |   |
| INC             | A←A+1 or<br>M←M+1  | Increments the contents of accumulator or memory by 1.   |                 |   |   |     |   |   | 3A | 2 | 1     |          | E6 | 5 | 2  |          |   |   |
| INX             | X←X+1  | Increments the contents of index register X by 1.  | E8              | 2 | 1 |     |   |   |    |   |       |          |    |   |    |          |   |   |
| INY             | Y←Y+1  | Increments the contents of index register Y by 1.  | C8              | 2 | 1 |     |   |   |    |   |       |          |    |   |    |          |   |   |

**SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER**

| Addressing mode |        |        |        |        |        |        |        |        |        |                 |   |   |   |   | Processor status register |   |   |   |   |   |   |   |
|-----------------|--------|--------|--------|--------|--------|--------|--------|--------|--------|-----------------|---|---|---|---|---------------------------|---|---|---|---|---|---|---|
| ZP,X            | ZP,Y   | ABS    | ABS,X  | ABS,Y  | IND    | ZP,IND | IND,X  | IND,Y  | REL    | SP              | 7 | 6 | 5 | 4 | 3                         | 2 | 1 | 0 |   |   |   |   |
| 0P n #          | 0P n # | 0P n # | 0P n # | 0P n # | 0P n # | 0P n # | 0P n # | 0P n # | 0P n # | N V T B D I Z C |   |   |   |   |                           |   |   |   |   |   |   |   |
|                 |        |        |        |        |        |        |        |        |        | 50 2 2          |   |   |   |   |                           |   |   |   |   |   |   |   |
|                 |        |        |        |        |        |        |        |        |        | 70 2 2          |   |   |   |   |                           |   |   |   |   |   |   |   |
|                 |        |        |        |        |        |        |        |        |        |                 |   |   |   |   |                           |   |   |   |   |   |   |   |
|                 |        |        |        |        |        |        |        |        |        |                 |   |   |   |   |                           |   |   |   |   |   |   |   |
|                 |        |        |        |        |        |        |        |        |        |                 |   |   |   |   |                           |   |   |   |   |   |   |   |
|                 |        |        |        |        |        |        |        |        |        |                 |   |   |   |   |                           |   |   |   |   |   |   |   |
|                 |        |        |        |        |        |        |        |        |        |                 |   |   |   |   |                           |   |   |   |   |   |   |   |
| D5 4 2          |        | CD 4 3 | DD 5 3 | D9 5 3 |        |        | C1 6 2 | D1 6 2 |        |                 | N | . | . | . | .                         | . | . | . | . | Z | C |   |
|                 |        |        |        |        |        |        |        |        |        |                 |   |   |   |   |                           |   |   |   |   |   |   |   |
|                 |        |        |        |        |        |        |        |        |        |                 | N | . | . | . | .                         | . | . | . | Z | . |   |   |
|                 |        |        |        |        |        |        |        |        |        |                 | N | . | . | . | .                         | . | . | . | Z | C |   |   |
|                 |        |        |        |        |        |        |        |        |        |                 | N | . | . | . | .                         | . | . | . | Z | C |   |   |
| D6 6 2          |        | CE 6 3 | DE 7 3 |        |        |        |        |        |        |                 | N | . | . | . | .                         | . | . | . | Z | . |   |   |
|                 |        |        |        |        |        |        |        |        |        |                 | N | . | . | . | .                         | . | . | . | Z | . |   |   |
|                 |        |        |        |        |        |        |        |        |        |                 | N | . | . | . | .                         | . | . | . | Z | . |   |   |
| 55 4 2          |        | 4D 4 3 | 5D 5 3 | 59 5 3 |        |        | 41 6 2 | 51 6 2 |        |                 | N | . | . | . | .                         | . | . | . | Z | . |   |   |
|                 |        |        |        |        |        |        |        |        |        |                 |   |   |   |   |                           |   |   |   |   |   |   |   |
| F6 6 2          |        | EE 6 3 | FE 7 3 |        |        |        |        |        |        |                 |   | . | . | . | .                         | . | . | . | . | . | . | . |
|                 |        |        |        |        |        |        |        |        |        |                 | N | . | . | . | .                         | . | . | . | Z | . |   |   |
|                 |        |        |        |        |        |        |        |        |        |                 | N | . | . | . | .                         | . | . | . | Z | . |   |   |
|                 |        |        |        |        |        |        |        |        |        |                 | N | . | . | . | .                         | . | . | . | Z | . |   |   |

## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

| Symbol          | Function  | Details  | Addressing mode |   |     |    |    |   |       |   |    |    |        |    |    |   |
|-----------------|---|--|-----------------|---|-----|----|----|---|-------|---|----|----|--------|----|----|---|
|                 |   |  | IMP             |   | IMM |    | A  |   | BIT,A |   | ZP |    | BIT,ZP |    |    |   |
|                 |   |  | OP              | n | #   | OP | n  | # | OP    | n | #  | OP | n      | #  | OP | n |
| JMP             | If addressing mode is ABS<br>$PC_L \leftarrow AD_L$<br>$PC_H \leftarrow AD_H$<br>If addressing mode is IND<br>$PC_L \leftarrow (AD_H, AD_L)$<br>$PC_H \leftarrow (AD_H, AD_L + 1)$<br>If addressing mode is ZP, IND<br>$PC_L \leftarrow (00, AD_L)$<br>$PC_H \leftarrow (00, AD_L + 1)$   | Jumps to new address.  |                 |   |     |    |    |   |       |   |    |    |        |    |    |   |
| JSR             | $M(S) \leftarrow PC_H$<br>$S \leftarrow S - 1$<br>$M(S) \leftarrow PC_L$<br>$S \leftarrow S - 1$<br>After executing the above,<br>if addressing mode is ABS,<br>$PC_L \leftarrow AD_L$<br>$PC_H \leftarrow AD_H$<br>If addressing mode is SP,<br>$PC_L \leftarrow AD_L$<br>$PC_H \leftarrow FF$<br>If addressing mode is ZP, IND,<br>$PC_L \leftarrow (00, AD_L)$<br>$PC_H \leftarrow (00, AD_L + 1)$ | After storing contents of program counter in stack, and jumps to new address.  |                 |   |     |    |    |   |       |   |    |    |        |    |    |   |
| LDA<br>(Note 2) | When T=0<br>$A \leftarrow M$<br>When T=1<br>$M(X) \leftarrow M$   | Load accumulator with contents of memory.  |                 |   |     |    | A9 | 2 | 2     |   |    |    |        | A5 | 3  | 2 |
| LDM             | $M \leftarrow IMM$  | Load memory with immediate value.  |                 |   |     |    |    |   |       |   |    |    |        | 3C | 4  | 3 |
| LDX             | $X \leftarrow M$  | Load index register X with contents of memory.   |                 |   |     | A2 | 2  | 2 |       |   |    |    |        | A6 | 3  | 2 |
| LDY             | $Y \leftarrow M$  | Load index register Y with contents of memory.   |                 |   |     | A0 | 2  | 2 |       |   |    |    |        | A4 | 3  | 2 |
| LSR             | $\begin{array}{c} 7 \\ 0 \\ 0 \rightarrow \boxed{\quad} \rightarrow C \end{array}$  | Shift the contents of accumulator or memory to the right by one bit.<br>0th bit of accumulator or memory is stored in carry, 7th bit is cleared.   |                 |   |     |    |    |   | 4A    | 2 | 1  |    |        | 46 | 5  | 2 |
| NOP             | $PC \leftarrow PC + 1$  | No operation.  | EA              | 2 | 1   |    |    |   |       |   |    |    |        |    |    |   |
| ORA<br>(Note 1) | When T=0<br>$A \leftarrow V_M$<br>When T=1<br>$M(X) \leftarrow M(X) \vee M$   | Produce the logical OR of the contents of memory and accumulator. The result is stored in accumulator.<br>produce the logical OR of contents of memory indicated by index register X and contents of memory specified by addressing mode shown in right column. The result is stored in memory of address specified by index register X. |                 |   |     | 09 | 2  | 2 |       |   |    |    |        | 05 | 3  | 2 |

**SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER**

| Addressing mode |      |     |    |       |   |       |   |     |    |        |   |       |    |       |    | Processor status register |   |    |   |   |    |   |   |    |   |   |   |   |   |   |   |   |   |   |   |
|-----------------|------|-----|----|-------|---|-------|---|-----|----|--------|---|-------|----|-------|----|---------------------------|---|----|---|---|----|---|---|----|---|---|---|---|---|---|---|---|---|---|---|
| ZP,X            | ZP,Y | ABS |    | ABS,X |   | ABS,Y |   | IND |    | ZP,IND |   | IND,X |    | IND,Y |    | REL                       |   | SP | 7 | 6 | 5  | 4 | 3 | 2  | 1 | 0 |   |   |   |   |   |   |   |   |   |
| OP              | n    | #   | OP | n     | # | OP    | n | #   | OP | n      | # | OP    | n  | #     | OP | n                         | # | OP | n | # | OP | n | # | OP | n | # | N | V | T | B | D | I | Z | C |   |
|                 |      |     |    |       |   | 4C    | 3 | 3   |    |        |   | 6C    | 5  | 3     | B2 | 4                         | 2 |    |   |   |    |   |   |    |   |   | . | . | . | . | . | . | . | . |   |
|                 |      |     |    |       |   |       |   |     |    |        |   |       |    |       |    |                           |   |    |   |   |    |   |   |    |   |   |   |   |   |   |   |   |   |   |   |
|                 |      |     |    |       |   | 20    | 6 | 3   |    |        |   | 02    | 7  | 2     |    |                           |   |    |   |   | 22 | 5 | 2 | .  | . | . | . | . | . | . | . | . | . | . |   |
|                 |      |     |    |       |   |       |   |     |    |        |   |       |    |       |    |                           |   |    |   |   |    |   |   |    |   |   |   |   |   |   |   |   |   |   |   |
| B5              | 4    | 2   |    |       |   | AD    | 4 | 3   | BD | 5      | 3 | B9    | 5  | 3     |    |                           |   | A1 | 6 | 2 | B1 | 6 | 2 |    |   |   | N | . | . | . | . | . | . | Z | . |
|                 |      |     |    |       |   |       |   |     |    |        |   |       |    |       |    |                           |   |    |   |   |    |   |   |    |   |   |   |   |   |   |   |   |   |   |   |
|                 |      |     |    |       |   |       |   |     |    |        |   |       |    |       |    |                           |   |    |   |   |    |   |   |    |   |   |   |   |   |   |   |   |   |   |   |
|                 |      |     |    |       |   | B6    | 4 | 2   | AE | 4      | 3 |       | BE | 5     | 3  |                           |   |    |   |   |    |   |   |    |   |   | N | . | . | . | . | . | . | Z | . |
| B4              | 4    | 2   |    |       |   | AC    | 4 | 3   | BC | 5      | 3 |       |    |       |    |                           |   |    |   |   |    |   |   |    |   | N | . | . | . | . | . | . | Z | . |   |
| 56              | 6    | 2   |    |       |   | 4E    | 6 | 3   | 5E | 7      | 3 |       |    |       |    |                           |   |    |   |   |    |   |   |    |   | 0 | . | . | . | . | . | . | Z | C |   |
|                 |      |     |    |       |   |       |   |     |    |        |   |       |    |       |    |                           |   |    |   |   |    |   |   |    |   |   |   |   |   |   |   |   |   |   |   |
| 15              | 4    | 2   |    |       |   | 0D    | 4 | 3   | 1D | 5      | 3 | 19    | 5  | 3     |    |                           |   | 01 | 6 | 2 | 11 | 6 | 2 |    |   |   | N | . | . | . | . | . | . | Z | . |
|                 |      |     |    |       |   |       |   |     |    |        |   |       |    |       |    |                           |   |    |   |   |    |   |   |    |   |   |   |   |   |   |   |   |   |   |   |

3

## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

| Symbol          | Function   | Details  | Addressing mode |   |   |     |   |   |    |   |       |    |    |    |   |   |
|-----------------|--|--|-----------------|---|---|-----|---|---|----|---|-------|----|----|----|---|---|
|                 |  |  | IMP             |   |   | IMM |   |   | A  |   | BIT,A |    | ZP |    |   |   |
|                 |  |  | OP              | n | # | OP  | n | # | OP | n | #     | OP | n  | #  |   |   |
| PHA             | M(S) ← A<br>S ← S - 1  | Saves the contents of the accumulator in the memory at the address indicated by the stack pointer and decrements the contents of stack pointer by 1.   | 48              | 3 | 1 |     |   |   |    |   |       |    |    |    |   |   |
| PHP             | M(S) ← PS<br>S ← S - 1   | Saves the contents of processor status register in the memory at the address indicated by the stack pointer and decrements the contents of stack pointer by 1.   | 08              | 3 | 1 |     |   |   |    |   |       |    |    |    |   |   |
| PLA             | S ← S + 1<br>A ← M(S)  | Increments the contents of stack pointer by 1 and pulls from the memory at the address indicated by the stack pointer, and store it in accumulator.  | 68              | 4 | 1 |     |   |   |    |   |       |    |    |    |   |   |
| PLP             | S ← S + 1<br>PS ← M(S)   | Increments the contents of stack pointer by 1 and pulls from the memory at the address indicated by the stack pointer, and store it in processor status register.  | 28              | 4 | 1 |     |   |   |    |   |       |    |    |    |   |   |
| ROL             |  | Connects the carry flag and the accumulator or memory and rotates the contents to the left by 1 bit.   |                 |   |   |     |   |   | 2A | 2 | 1     |    | 26 | 5  | 2 |   |
| ROR             |  | Connects the carry flag and the accumulator or memory and rotates the contents to the right by 1 bit.  |                 |   |   |     |   |   | 6A | 2 | 1     |    | 66 | 5  | 2 |   |
| RRF             |  | Rotates the contents of memory to the right by 4 bits.   |                 |   |   |     |   |   |    |   |       |    | 82 | 8  | 2 |   |
| RTI             | S ← S + 1<br>PS ← M(S)<br>S ← S + 1<br>PC <sub>L</sub> ← M(S)<br>S ← S + 1<br>PC <sub>H</sub> ← M(S) | Returns from the interrupt routine to the main routine.  | 40              | 6 | 1 |     |   |   |    |   |       |    |    |    |   |   |
| RTS             | S ← S + 1<br>PC <sub>L</sub> ← M(S)<br>S ← S + 1<br>PC <sub>H</sub> ← M(S)                           | Returns from the subroutine to the main routine.   | 60              | 6 | 1 |     |   |   |    |   |       |    |    |    |   |   |
| SBC<br>(Note 1) | When T=0<br>A ← A - M - C  | Subtracts the contents of memory and carry flag from the contents of accumulator. The results are stored into the accumulator.   |                 |   |   | E9  | 2 | 2 |    |   |       |    | E5 | 3  | 2 |   |
|                 | When T=1<br>M(X) ← M(X) - M - C  | Subtracts contents of carry flag and contents of the memory indicated by the addressing modes shown in the columns on the right from the memory at the address indicated by index register X. The results are stored into the memory at the address indicated by index register X. |                 |   |   |     |   |   |    |   |       |    |    |    |   |   |
| SEB             | A <sub>b</sub> or M <sub>b</sub> ← 1   | Sets the specified bit contents of accumulator or memory to "1."   |                 |   |   |     |   |   | QB | 2 | 1     |    |    | QF | 5 | 2 |
| SEC             | C ← 1  | Sets the contents of carry flag to "1."  | 38              | 2 | 1 |     |   |   |    |   |       |    |    |    |   |   |
| SED             | D ← 1  | Sets the contents of decimal mode flag to "1."   | F8              | 2 | 1 |     |   |   |    |   |       |    |    |    |   |   |
| SEI             | I ← 1  | Sets the contents of interrupt disable flag to "1."  | 78              | 2 | 1 |     |   |   |    |   |       |    |    |    |   |   |
| SET             | T ← 1  | Sets the contents of X-modified arithmetic mode flag to "1."   | 32              | 2 | 1 |     |   |   |    |   |       |    |    |    |   |   |
| SLW             |  | Releases the connection between the oscillator output and pin X <sub>OUT</sub> .   | C2              | 2 | 1 |     |   |   |    |   |       |    |    |    |   |   |

**MITSUBISHI MICROCOMPUTERS**  
**M50740-XXXSP**

# **SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER**

3

## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

| Symbol | Function | Details  | Addressing mode |   |   |     |   |   |    |   |   |       |   |   |    |   |   |
|--------|----------|--|-----------------|---|---|-----|---|---|----|---|---|-------|---|---|----|---|---|
|        |          |  | IMP             |   |   | IMM |   |   | A  |   |   | BIT,A |   |   | ZP |   |   |
|        |          |  | OP              | n | # | OP  | n | # | OP | n | # | OP    | n | # | OP | n | # |
| STA    | M←A      | Stores the contents of accumulator in the memory.                |                 |   |   |     |   |   |    |   |   |       |   |   | 85 | 4 | 2 |
| STP    |          | Stops the oscillation of the oscillator.                         | 42              | 2 | 1 |     |   |   |    |   |   |       |   |   | 86 | 4 | 2 |
| STX    | M←X      | Stores the contents of index register X in the memory.           |                 |   |   |     |   |   |    |   |   |       |   |   | 84 | 4 | 2 |
| STY    | M←Y      | Stores the contents of index register Y in the memory.           |                 |   |   |     |   |   |    |   |   |       |   |   | 84 | 4 | 2 |
| TAX    | X←A      | Transfers the contents of accumulator to index register X.       | AA              | 2 | 1 |     |   |   |    |   |   |       |   |   |    |   |   |
| TAY    | Y←A      | Transfers the contents of accumulator to index register Y.       | A8              | 2 | 1 |     |   |   |    |   |   |       |   |   |    |   |   |
| TST    | M=0?     | Tests whether the contents of memory are "0" or not.             |                 |   |   |     |   |   |    |   |   |       |   |   | 64 | 3 | 2 |
| TSX    | X←S      | Transfers the contents of stack pointer to index register X.     | BA              | 2 | 1 |     |   |   |    |   |   |       |   |   |    |   |   |
| TXA    | A←X      | Transfers the contents of index register X to the accumulator.   | 8A              | 2 | 1 |     |   |   |    |   |   |       |   |   |    |   |   |
| TXS    | S←X      | Transfers the contents of index register X to the stack pointer. | 9A              | 2 | 1 |     |   |   |    |   |   |       |   |   |    |   |   |
| TYA    | A←Y      | Transfers the contents of index register Y to the accumulator.   | 98              | 2 | 1 |     |   |   |    |   |   |       |   |   |    |   |   |

Note 1 : The number of cycles "n" is added by 3 when T is 1.

2 : The number of cycles "n" is added by 2 when T is 1.

3 : The number of cycles "n" is added by 1 when T is 1.

4 : The number of cycles "n" is added by 2 when branching has occurred.

| Symbol  | Contents                                    | Symbol                               | Contents  |
|---------|---|--------------------------------------|---|
| IMP     | Implied addressing mode                     | +                                    | Addition  |
| IMM     | Immediate addressing mode                   | -                                    | Subtraction   |
| A       | Accumulator or accumulator addressing mode  | Λ                                    | AND   |
| BIT, A  | Accumulator bit relative addressing mode    | ∨                                    | OR  |
| ZP      | Zero page addressing mode                   | ↔                                    | Exclusive-OR  |
| BIT, ZP | Zero page bit relative addressing mode      | —                                    | Negation  |
| ZP, X   | Zero page X addressing mode                 | ←                                    | Shows direction of data flow  |
| ZP, Y   | Zero page Y addressing mode                 | X                                    | Index register X  |
| ABS     | Absolute addressing mode                    | Y                                    | Index register Y  |
| ABS, X  | Absolute X addressing mode                  | S                                    | Stack pointer   |
| ABS, Y  | Absolute Y addressing mode                  | PC                                   | Program counter   |
| IND     | Indirect absolute addressing mode           | PS                                   | Processor status register   |
| ZP, IND | Zero page indirect absolute addressing mode | PC <sub>H</sub>                      | 8 high-order bits of program counter  |
|         |   | PC <sub>L</sub>                      | 8 low-order bits of program counter   |
| IND, X  | Indirect X addressing mode                  | AD <sub>H</sub>                      | 8 high-order bits of address  |
| IND, Y  | Indirect Y addressing mode                  | AD <sub>L</sub>                      | 8 low-order bits of address   |
| REL     | Relative addressing mode                    | (AD <sub>H</sub> , AD <sub>L</sub> ) | Contents of memory at address indicated by AD <sub>H</sub> and AD <sub>L</sub> . In AD <sub>H</sub> is 8 high-order bits and AD <sub>L</sub> is low-order bits. |
| SP      | Special page addressing mode                | (00, AD <sub>L</sub> )               | Contents of address indicated by zero page AD <sub>L</sub>  |
| C       | Carry flag                                  | FF                                   | FF in Hexadecimal notation  |
| Z       | Zero flag                                   | M                                    | Memory specified by address designation of any addressing mode  |
| I       | Interrupt disable flag                      | M (X)                                | Memory of address indicated by contents of index register X   |
| D       | Decimal mode flag                           | M (S)                                | Memory of address indicated by contents of stack pointer  |
| B       | Break flag                                  | Ab                                   | 1 bit of accumulator  |
| T       | X-modified arithmetic mode flag             | Mb                                   | 1 bit of memory   |
| V       | Overflow flag                               | OP                                   | Opcode  |
| N       | Negative flag                               | n                                    | Number of cycles  |
|         |   | #                                    | Number of bytes   |

**MITSUBISHI MICROCOMPUTERS**  
**M50740-XXSP**

# **SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER**

| Addressing mode |        |        |        |        |        |        |        |        |        |    |   |   |   | Processor status register |   |   |   |   |  |  |
|-----------------|--------|--------|--------|--------|--------|--------|--------|--------|--------|----|---|---|---|---------------------------|---|---|---|---|--|--|
| ZP,X            | ZP,Y   | ABS    | ABS,X  | ABS,Y  | IND    | ZP,IND | IND,X  | IND,Y  | REL    | SP | 7 | 6 | 5 | 4                         | 3 | 2 | 1 | 0 |  |  |
| 0P n #          | 0P n # | 0P n # | 0P n # | 0P n # | 0P n # | 0P n # | 0P n # | 0P n # | 0P n # | N  | V | T | B | D                         | I | Z | C |   |  |  |
| 95 5 2          |        | 8D 5 3 | 9D 6 3 | 99 6 3 |        |        | 81 7 2 | 91 7 2 |        |    | • | • | • | •                         | • | • | • | • |  |  |
|                 |        | 96 5 2 | 8E 5 3 |        |        |        |        |        |        |    | • | • | • | •                         | • | • | • | • |  |  |
| 94 5 2          |        | 8C 5 3 |        |        |        |        |        |        |        |    | • | • | • | •                         | • | • | • | • |  |  |
|                 |        |        |        |        |        |        |        |        |        |    | N | • | • | •                         | • | • | Z | • |  |  |
|                 |        |        |        |        |        |        |        |        |        |    | N | • | • | •                         | • | • | Z | • |  |  |
|                 |        |        |        |        |        |        |        |        |        |    | N | • | • | •                         | • | • | Z | • |  |  |
|                 |        |        |        |        |        |        |        |        |        |    | N | • | • | •                         | • | • | Z | • |  |  |
|                 |        |        |        |        | •      |        |        |        |        |    | • | • | • | •                         | • | • | • | • |  |  |
|                 |        |        |        |        |        |        |        |        |        |    | N | • | • | •                         | • | • | Z | • |  |  |

3



## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

## LIST OF INSTRUCTION CODES

|      |   | D <sub>3</sub> ~D <sub>0</sub> | 0000   | 0001   | 0010 | 0011 | 0100 | 0101  | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110  | 1111 |
|------|---|--------------------------------|--------|--------|------|------|------|-------|------|------|------|------|------|------|------|------|-------|------|
|      |   | D <sub>7</sub> ~D <sub>4</sub> | 0      | 1      | 2    | 3    | 4    | 5     | 6    | 7    | 8    | 9    | A    | B    | C    | D    | E     | F    |
| 0000 | 0 | BRK                            | ORA    | JSR    | BBS  |      | —    | ZP    | ASL  | BBS  | PHP  | ORA  | ASL  | SEB  | —    | ORA  | ASL   | SEB  |
| 0001 | 1 | BPL                            | ORA    | IND, Y | CLT  | BBC  | —    | ZP, X | ASL  | BBC  | CLC  | ORA  | DEC  | CLB  | —    | ORA  | ASL   | CLB  |
| 0010 | 2 | JSR                            | AND    | JSR    | BBS  | BIT  | AND  | ROL   | BBS  | PLP  | AND  | ROL  | SEB  | BIT  | AND  | ROL  | SEB   |      |
| 0011 | 3 | BMI                            | AND    | IND, Y | SET  | BBC  | —    | ZP, X | ROL  | BBC  | SEC  | AND  | INC  | CLB  | LDM  | AND  | ROL   | CLB  |
| 0100 | 4 | RTI                            | EOR    | IND, X | STP  | BBS  | COM  | EOR   | LSR  | BBS  | PHA  | EOR  | LSR  | SEB  | JMP  | EOR  | LSR   | SEB  |
| 0101 | 5 | BVC                            | EOR    | IND, Y | —    | BBC  | —    | ZP, X | LSR  | BBC  | CLI  | EOR  | —    | CLB  | —    | EOR  | LSR   | CLB  |
| 0110 | 6 | RTS                            | ADC    | IND, X | —    | BBS  | TST  | ADC   | ROR  | BBS  | PLA  | ADC  | ROR  | SEB  | JMP  | ADD  | ROR   | SEB  |
| 0111 | 7 | BVS                            | ADC    | IND, Y | —    | BBC  | —    | ZP, X | ROR  | BEC  | SEI  | ADC  | —    | CLB  | —    | ADC  | ROR   | CLB  |
| 1000 | 8 | BRA                            | STA    | RRF    | BBS  | STY  | STA  | STX   | BBS  | DEY  | —    | TXA  | SEB  | STY  | STA  | STX  | SEB   |      |
| 1001 | 9 | BCC                            | STA    | IND, Y | —    | BBC  | STY  | STA   | STX  | BEC  | TYA  | STA  | TXS  | CLB  | —    | STA  | —     | CLB  |
| 1010 | A | LDY                            | LDA    | LDX    | BBS  | LDY  | LDA  | LDX   | BBS  | TAY  | LDA  | TAX  | SEB  | LDY  | LDA  | LDX  | SEB   |      |
| 1011 | B | BCS                            | LDA    | JMP    | BBC  | LDY  | LDA  | LDX   | BBC  | CLV  | LDA  | TSX  | 5, A | ABS  | ABS  | ABS  | 5, ZP |      |
| 1100 | C | CPY                            | CMP    | SLW    | BBS  | CPY  | CMP  | DEC   | BBS  | INY  | CMP  | DEX  | SEB  | CPY  | CMP  | DEC  | SEB   |      |
| 1101 | D | BNE                            | IND, Y | —      | BBC  | —    | CMP  | DEC   | BBC  | CLD  | CMP  | —    | CLB  | —    | CMP  | DEC  | CLB   |      |
| 1110 | E | CPX                            | SBC    | FST    | BBS  | CPX  | SBC  | INC   | BBS  | INX  | SBC  | NOP  | SEB  | CPX  | SBC  | INC  | SEB   |      |
| 1111 | F | BEQ                            | SBC    | IND, Y | —    | BBC  | —    | ZP, X | INC  | BBC  | SED  | SBC  | —    | CLB  | —    | SEC  | INC   | CLB  |

 3-byte instruction 2-byte instruction

## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

## ABSOLUTE MAXIMUM RATINGS

| Symbol    | Parameter  | Conditions   | Limits             | Unit |
|-----------|--|--|--------------------|------|
| $V_{CC}$  | Supply voltage   | With respect to VSS;<br>output transistors cut-off | -0.3~7             | V    |
| $V_I$     | Input voltage, $R_0 \sim R_3$ , $CNV_{SS}$ , $\overline{RESET}$ , $X_{IN}$                                 |  | -0.3~7             | V    |
| $V_I$     | Input voltage, $P3_0 \sim P3_7$  |  | -3.0~ $V_{CC}+0.3$ | V    |
| $V_I$     | Input voltage, INT $P0_0 \sim P0_7$ , $P1_0 \sim P1_7$ ,<br>$P2_0 \sim P2_7$ , CNTR                        |  | -0.3~13            | V    |
| $V_O$     | Output voltage, $R_0 \sim R_3$   |  | -0.3~7             | V    |
| $V_O$     | Output voltage, $P3_0 \sim P3_7$ , $X_{OUTF}$ , $X_{OUTS}$ , $\phi$ ,<br>R/W, CE, $\overline{RESET}_{OUT}$ |  | -0.3~ $V_{CC}+0.3$ | V    |
| $V_O$     | Output voltage, $P0_0 \sim P0_7$ , $P1_0 \sim P1_7$ , $P2_0 \sim P2_7$ ,<br>CNTR                           |  | -0.3~13            | V    |
| $P_d$     | Power dissipation  | $T_a = 25^\circ C$                                 | 1000               | mW   |
| $T_{opr}$ | Operating temperature  |  | -10~70             | °C   |
| $T_{stg}$ | Storage temperature  |  | -40~125            | °C   |

3

RECOMMENDED OPERATING CONDITIONS ( $T_a = -10 \sim 70^\circ C$ ,  $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)

| Symbol       | Parameter  | Limits        |     |               | Unit |
|--------------|--|---------------|-----|---------------|------|
|              |  | Min           | Typ | Max           |      |
| $V_{CC}$     | Supply voltage   | 4.5           | 5   | 5.5           | V    |
| $V_{SS}$     | Supply voltage   |               | 0   |               | V    |
| $V_{IH}$     | High-level input voltage, $P0_0 \sim P0_7$ , $P1_0 \sim P1_7$ ,<br>$P2_0 \sim P2_7$ , $P3_0 \sim P3_7$ , $R_0 \sim R_3$ , $CNV_{SS}$ | 0.8 $V_{CC}$  |     | $V_{CC}$      | V    |
| $V_{IL}$     | Low-level input voltage, CNTR, INT   | 0.8 $V_{CC}$  |     | $V_{CC}$      | V    |
| $V_{IH}$     | High-level input voltage, RESET  | 0.48 $V_{CC}$ |     | $V_{CC}$      | V    |
| $V_{IL}$     | High-level input voltage, $X_{IN}$   | 0.8 $V_{CC}$  |     | $V_{CC}$      | V    |
| $V_{IL}$     | Low-level input voltage, $P0_0 \sim P0_7$ , $P1_0 \sim P1_7$ ,<br>$P2_0 \sim P2_7$ , $P3_0 \sim P3_7$ , $R_0 \sim R_3$ , $CNV_{SS}$  | 0             |     | 0.2 $V_{CC}$  | V    |
| $V_{IL}$     | Low-level input voltage, CNTR, INT   | 0             |     | 0.2 $V_{CC}$  | V    |
| $V_{IL}$     | Low-level input voltage, RESET   | 0             |     | 0.12 $V_{CC}$ | V    |
| $V_{IL}$     | Low-level input voltage, $X_{IN}$  | 0             |     | 0.2 $V_{CC}$  | V    |
| $f_{(\phi)}$ | Internal clock oscillation frequency   |               |     | 4             | MHz  |

Note 1 : A high-level input voltage for ports P0, P1, P2, CNTR and INT of up to +12V may be supplied.

ELECTRICAL CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $f_{(\phi)} = 4MHz$ , unless otherwise noted)

| Symbol            | Parameter   | Test conditions  | Limits |     |     | Unit    |
|-------------------|---|--|--------|-----|-----|---------|
|                   |   |  | Min    | Typ | Max |         |
| $V_{OH}$          | High-level output voltage, $P3_0 \sim P3_7$   | $V_{CC} = 5V$ , $T_a = 25^\circ C$<br>$I_{OH} = -10mA$   | 3      |     |     | V       |
| $V_{OH}$          | High-level output voltage, $\phi$ , R/W, $\overline{CE}$ , $\overline{RESET}_{OUT}$                         | $V_{CC} = 5V$ , $T_a = 25^\circ C$<br>$I_{OH} = -2.5mA$  | 3      |     |     | V       |
| $V_{OL}$          | Low-level output voltage, $P0_0 \sim P0_7$ , $P1_0 \sim P1_7$ , $P2_0 \sim P2_7$ ,<br>$R_0 \sim R_3$ , CNTR | $V_{CC} = 5V$ , $T_a = 25^\circ C$<br>$I_{OL} = 10mA$  |        |     | 2   | V       |
| $V_{OL}$          | Low-level output voltage, $\phi$ , R/W, $\overline{CE}$ , $\overline{RESET}_{OUT}$                          | $V_{CC} = 5V$ , $T_a = 25^\circ C$<br>$I_{OL} = 5mA$   |        |     | 2   | V       |
| $V_{T+} - V_{T-}$ | Hysteresis, CNTR, INT   | $V_{CC} = 5V$ , $T_a = 25^\circ C$   | 0.3    |     | 1   | V       |
| $V_{T+} - V_{T-}$ | Hysteresis, RESET   | $V_{CC} = 5V$ , $T_a = 25^\circ C$   |        | 0.5 | 0.7 | V       |
| $V_{T+} - V_{T-}$ | Hysteresis, $X_{IN}$  | $V_{CC} = 5V$ , $T_a = 25^\circ C$   | 0.1    |     | 0.5 | V       |
| $I_{IL}$          | Input leakage current, $P0_0 \sim P0_7$ , $P1_0 \sim P1_7$ , $P2_0 \sim P2_7$ ,<br>INT, CNTR                | $V_{CC} = 5V$ , $T_a = 25^\circ C$<br>$0 \leq V_i \leq 12V$  | -12    |     | 12  | $\mu A$ |
| $I_{IL}$          | Input leakage current, $P3_0 \sim P3_7$ , $R_0 \sim R_3$ ,<br>$CNV_{SS}$ , RESET, $X_{IN}$                  | $V_{CC} = 5V$ , $T_a = 25^\circ C$<br>$0 \leq V_i \leq 5V$   | -5     |     | 5   | $\mu A$ |
| $I_{CC}$          | Supply current  | $P3_0 \sim P3_7$ , $V_{CC}$ , output pins open<br>$V_{SS}$ for all input and output pins except $P3_0 \sim P3_7$ |        | 3   | 6   | mA      |

## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

## TIMING REQUIREMENTS

SINGLE CHIP MODE ( $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $T_a = 25^\circ C$ ,  $f_{(\phi)} = 4MHz$ , unless otherwise noted)

| Symbol             | Parameter                        | Test conditions | Limits |     |     | Unit |
|--------------------|----------------------------------|-----------------|--------|-----|-----|------|
|                    |                                  |                 | Min    | Typ | Max |      |
| $t_{SU}(P0D-\phi)$ | Port P0 input setup time         |                 | 270    |     |     | ns   |
| $t_{SU}(P1D-\phi)$ | Port P1 input setup time         |                 | 270    |     |     | ns   |
| $t_{SU}(P2D-\phi)$ | Port P2 input setup time         |                 | 270    |     |     | ns   |
| $t_{SU}(P3D-\phi)$ | Port P3 input setup time         |                 | 270    |     |     | ns   |
| $t_{SU}(RD-\phi)$  | Port R input setup time          |                 | 330    |     |     | ns   |
| $t_h(\phi-P0D)$    | Port P0 input hold time          |                 | 0      |     |     | ns   |
| $t_h(\phi-P1D)$    | Port P1 input hold time          |                 | 0      |     |     | ns   |
| $t_h(\phi-P2D)$    | Port P2 input hold time          |                 | 0      |     |     | ns   |
| $t_h(\phi-P3D)$    | Port P3 input hold time          |                 | 0      |     |     | ns   |
| $t_h(\phi-RD)$     | Port R input hold time           |                 | 0      |     |     | ns   |
| $t_c$              | External clock input cycle time  |                 | 250    |     |     | ns   |
| $t_w$              | External clock input pulse width |                 | 75     |     |     | ns   |
| $t_r$              | External clock rise time         |                 |        |     | 25  | ns   |
| $t_f$              | External clock fall time         |                 |        |     | 25  | ns   |

## SWITCHING CHARACTERISTICS

SINGLE CHIP MODE ( $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $T_a = 25^\circ C$ ,  $f_{(\phi)} = 4MHz$ , unless otherwise noted)

| Symbol          | Parameter                         | Test conditions | Limits |     |     | Unit |
|-----------------|-----------------------------------|-----------------|--------|-----|-----|------|
|                 |                                   |                 | Min    | Typ | Max |      |
| $t_d(\phi-P0Q)$ | Port P0 data output delay time    | Fig.16          |        |     | 230 | ns   |
| $t_d(\phi-P1Q)$ | Port P1 data output delay time    | Fig.16          |        |     | 230 | ns   |
| $t_d(\phi-P2Q)$ | Port P2 data output delay time    | Fig.16          |        |     | 230 | ns   |
| $t_d(\phi-P3Q)$ | Port P3 data output delay time    | Fig.17          |        |     | 200 | ns   |
| $t_d(\phi-RA)$  | Port R address output delay time  | Fig.16          |        |     | 200 | ns   |
| $t_d(\phi-RAF)$ | Port R address output delay time  | Fig.16          | 0      |     | 200 | ns   |
| $t_d(\phi-RQ)$  | Port R data output delay time     | Fig.16          |        |     | 200 | ns   |
| $t_d(\phi-RQF)$ | Port R data output delay time     | Fig.16          |        |     | 200 | ns   |
| $t_d(\phi-CE)$  | $\overline{CE}$ output delay time | Fig.18          |        |     | 200 | ns   |
| $t_d(\phi-RW)$  | R/W output delay time             | Fig.18          |        |     | 100 | ns   |




Fig.16 Port P0~P2, R test circuit




Fig.17 Port P3 test circuit





Fig.18 CE, R/W test circuit


## SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

## TIMING DIAGRAMS

Single chip mode



3

**SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER****Single chip mode (continued evaluation)**

---

## MELPS 8-48 MICROCOMPUTERS

---

4



# MELPS 8-48 MICROCOMPUTERS

## FUNCTION OF MELPS 8-48 MICROCOMPUTERS

### DESCRIPTION

The MELPS8-48 LSI is a family of cost-efficient single-chip microcomputers in which all of such necessary components as the CPU, ROM, RAM, input/output ports, timer etc. are integrated. The MELPS8-48 family consists of the following twelve members of different kinds and ROM/RAM capacities.

Each chip is provided with a timer and interrupt input and its I/O capabilities are simply expanded by use of I/O expanding chip M5L8243P or M5M82C43P (CMOS version), in addition the program memory can also be expanded to 4K bytes.

Each of M5L8048-XXXP, M5L8049-XXXP, M5L8049H-XXXP, M5M8050H-XXXP, M5M8050L-XXXP and M5M80C49-XXXP (CMOS version) has a built-in masked ROM and is suited for mass production. M5L8035LP has functions equivalent to M5L8048-XXXP, M5L8039P to M5L8049-XXXP, M5L8039HLP to M5L8049H-XXXP, M5M8040HP to M5M8050H-XXXP, M5M8040LP to M5M8050L-XXXP and M5M80C39P-6 to M5M80C49-XXXP where the program memory (ROM) is set externally.

The family is provided with the MELPS8-48 cross assembler as a support for software development.

4


### MELPS 8-48 single-chip microcomputer family

| Symbol         | Input clock<br>(MHz) | Memory and input/output capacity |                |               | Structure |
|----------------|----------------------|----------------------------------|----------------|---------------|-----------|
|                |                      | ROM<br>(Bytes)                   | RAM<br>(Bytes) | I/O<br>(Port) |           |
| M5L8048-XXXP   | 6                    | 1K                               | 64             | 27            | ED NMOS   |
| M5L8035LP      | 6                    | External                         | 64             | 27            | ED NMOS   |
| M5L8049-XXXP-6 | 6                    | 2K                               | 128            | 27            | ED NMOS   |
| M5L8049-XXXP-8 | 8                    | 2K                               | 128            | 27            | ED NMOS   |
| M5L8049-XXXP   | 8                    | 2K                               | 128            | 27            | ED NMOS   |
| M5L8039P-6     | 6                    | External                         | 128            | 27            | ED NMOS   |
| M5L8039P-8     | 8                    | External                         | 128            | 27            | ED NMOS   |
| M5L8039P-11    | 11                   | External                         | 128            | 27            | ED NMOS   |
| M5L8049H-XXXP  | 11                   | 2K                               | 128            | 27            | ED NMOS   |
| M5L8039HLP     | 11                   | External                         | 128            | 27            | ED NMOS   |
| M5M8050H-XXXP  | 11                   | 4K                               | 256            | 27            | ED NMOS   |
| M5M8040HP      | 11                   | External                         | 256            | 27            | ED NMOS   |
| M5M8050L-XXXP  | 6                    | 4K                               | 256            | 27            | ED NMOS   |
| M5M8040L-XXXP  | 6                    | External                         | 256            | 27            | ED NMOS   |
| M5M80C49-XXXP  | 6                    | 2K                               | 128            | 27            | CMOS      |
| M5M80C39P-6    | 6                    | External                         | 128            | 27            | CMOS      |


MITSUBISHI MICROCOMPUTERS  
MELPS 8-48 MICROCOMPUTERS

**FUNCTION OF MELPS 8-48 MICROCOMPUTERS**

**M5L8048-XXXP Block Diagram**




**M5L8049-XXXP Block Diagram**



MITSUBISHI MICROCOMPUTERS  
MELPS 8-48 MICROCOMPUTERS


**FUNCTION OF MELPS 8-48 MICROCOMPUTERS**

**M5L8049H-XXXP Block Diagram**



4


**M5M8050H-XXXP Block Diagram**




MITSUBISHI MICROCOMPUTERS  
MELPS 8-48 MICROCOMPUTERS

**FUNCTION OF MELPS 8-48 MICROCOMPUTERS**

**M5M8050L-XXXP Block Diagram**



**M5M80C49-XXXP Block Diagram**



# MITSUBISHI MICROCOMPUTERS

## MELPS 8-48 MICROCOMPUTERS

### FUNCTION OF MELPS 8-48 MICROCOMPUTERS

#### BASIC FUNCTION BLOCKS

##### Program Memory (ROM)

The M5L8048-XXXP contain 1024 bytes of ROM. The M5L8049-XXXP contains 2048 bytes of ROM. The program for the users application is stored in this ROM. Addresses 0, 3, 7 of the ROM are reserved for special functions. Table 1 shows the meaning and function of these three special addresses.

**Table 1 Reserved, defined addresses and their meanings and functions**

| Address | Meaning and function  |
|---------|---|
| 0       | The first instruction executed after a system reset.                    |
| 3       | The first instruction executed after an external interrupt is accepted. |
| 7       | The first instruction executed after a timer interrupt is accepted.     |

The ROM can be used to store constants and other 8-bit fixed data in addition to the program. Instructions such as MOVP A, @A and MOVP3 A, @A can be used to access the constants and data. The data could be in the form of tables, and can be easily looked up.

##### Data Memory (RAM)

The M5L8048-XXXP and M5L8748S contain 64 bytes of RAM. The M5L8049-XXXP contains 128 bytes of RAM. The RAM is used for data storage and manipulation and is divided into sections for more efficient processing. Addresses 0~7 and 24~31 form two banks of general purpose registers that can be directly addressed. Addresses 0~7 compose bank 0 and are numbered R0~R7. Addresses 24~31 compose bank 1 and are also numbered R0~R7. Only one bank is active at a time. The instructions SEL RB0 and SEL RB1 are used to select the working bank. Fig. 1 shows the division of the RAM and its mapping.


Addresses 8~23 compose an 8-level program counter stack. The details for using the stack will be found in the "Program Counter and Stack" section. Please refer to that section for details.

The remaining section, addresses 32 and above, must be accessed indirectly using the general-purpose registers R0 or R1. Of course all addresses can be indirectly addressed using the general-purpose registers R0 and R1.

A good practice to simplify programming is to reserve general-purpose register bank 0 for use of the main program and register bank 1 for interrupt programs. For example if register bank 0 (addressed 0~7) is reserved for processing data by the main program, when an interrupt is accepted the first instruction would be to switch the working registers from bank 0 to bank 1. This would save the data of the main program (addresses 0~7). The interrupt program

can then freely use register bank1 (addresses 24~31) without destroying or altering data of the main program. When the interrupt processing is complete and control is returned to the main program by the RETR instruction, register bank 0 (in this example) is automatically restored as the working register bank at the same time the main program counter is restored.

Addresses 0~31 have special functions, but when not all of the registers are required, the ones not needed can be used for general storage. This includes both banks of general-purpose registers and the stack.



**Fig. 4 Data memory (RAM)**

4

##### PROGRAM COUNTER (PC) AND STACK (SK)

The MELPS 8-48 program counter is composed of a 12-bit binary counter as shown in Fig. 5. The low-order 10 bits can address 1024 bytes of memory. When the high-order 2 bits are zero, the internal, on chip memory is accessed. The high-order 2 bits can have the values 1~3, which allows the user to add up to three banks of 1024 bytes. The program counter can address up to 4096 bytes of memory.

Addresses 8~23 of RAM are used for the stack (program counter stack). The stack provides an easy and automatic means of saving the program counter and other control information when an interrupt is accepted or a subroutine is called. For example, if control is with the main program and an interrupt is accepted, the contents of the 12-bit PC (program counter) is saved in the top of the stack, so it can be restored when control is returned to the main program. In addition to the PC, the high-order 4 bits of the PSW (program status word) are saved in the stack and restored along with the PC. A total of 16 bits are saved, the 12-bit

**MITSUBISHI MICROCOMPUTERS**  
**MELPS 8-48 MICROCOMPUTERS**

**FUNCTION OF MELPS 8-48 MICROCOMPUTERS**

PC and 4 bits of the PSW. A 3-bit stack pointer is associated with the stack. This pointer is a part of the PSW and indicates the top of the stack. The stack pointer indicates the next empty location (top of the stack), in case of an empty stack the top of the stack is the bottom of the stack. The data memory addresses associated with the stack pointer along with the data storage sequence are shown in Fig. 6.




Fig. 5 Program counter

| STACK POINTER |   |   | RAM REGISTER NUMBER<br>(DATA MEMORY ADDRESS) |
|---------------|---|---|--|
| 1             | 1 | 1 | R23  |
| 1             | 1 | 0 | R22  |
| 1             | 0 | 1 | R21  |
| 1             | 0 | 0 | R20  |
| 0             | 1 | 1 | R19  |
| 0             | 1 | 0 | R18  |
| 0             | 0 | 1 | R17  |
| 0             | 0 | 0 | R16  |
| 0             | 1 | 1 | R15  |
| 0             | 1 | 0 | R14  |
| 0             | 0 | 1 | R13  |
| 0             | 0 | 0 | R12  |
| 0             | 0 | 1 | R11  |
| 0             | 0 | 0 | R10  |
| 0             | 0 | 0 | R9   |
|               |   |   | R8   |
|               |   |   | MSB      LSB                                 |

Fig. 6 Relation between the program counter stack and the stack pointer

**PROGRAM STATUS WORD (PSW)**

The PSW (program status word) is stored in 8 bits of register storage. The configuration of the PSW is shown in Fig. 7. The high-order 4 bits of the PSW are stored in the stack, along with the PC, when an interrupt is accepted or a subroutine call executed. When control is returned to the main program by RETR both the PC and the high-order 4 bits of PSW are restored. When control is returned by RET only the PC is restored, so care must be taken to assure that the contents of the PSW was not unintentionally changed.

The order and meaning of the 8 bits of the PSW are shown below.

- Bit 0~2: Stack pointer ( $S_0, S_1, S_2$ )
- Bit 3: Unused (always 1)
- Bit 4: Working register bank indicator
  - 0 = Bank 0
  - 1 = Bank 1
- Bit 5: Flag 0 (value is set by the user and can be tested)
- Bit 6: Auxiliary carry (AC) (it is set/reset by instructions ADD and ADC and used by instruction DA A).
- Bit 7: Carry bit (C) (indicates an overflow after execution)




Fig. 7 Program status word

MITSUBISHI MICROCOMPUTERS  
**MELPS 8-48 MICROCOMPUTERS**

**FUNCTION OF MELPS 8-48 MICROCOMPUTERS**

**I/O PORTS**

The MELPS 8-48 has three 8-bit ports, which are called data bus, port 1 and port 2.

**Port 1 and Port 2**

Ports 1 and 2 are both 8-bit ports with identical properties. The output data of these ports are retained and do not change until another output is loaded into them. When used as inputs the input data is not retained so the input signals must be maintained until an input instruction is executed and completed.

Ports 1 and 2 so-called quasi-bidirectional ports have a special circuit configuration to accomplish this. The special circuit is shown in Fig. 8. All terminals of ports 1 and 2 can be used for input or output.




Fig. 8 I/O ports 1 and 2 circuit

Internal on chip pull-up resistors are provided for all the ports. Through the use of pull-up resistors, TTL standard high-level or low-level signals can be supplied. Therefore each terminal can be used for both input and output. To shorten switching time from low-level to high-level, when 1s are output, a device of about  $5k\Omega$  or lower is inserted for a short time (about 500ns when using a 6MHz crystal oscillator).

A port used for input must output all 1s before it reads the data from the input terminal. After resetting, a port is set to an input port and remains in this state, therefore it is not necessary to output all 1s if it is to be used for input. In short a port being used for output must output 1s before it can be used for input.

The individual terminals of quasi-bidirectional ports can be used for input or output. Therefore some terminals can be in the input mode while the remaining terminals of a port are in the output mode. This capability of ports 1 and 2 is convenient for inputting or outputting 1-bit or data with few bits. The logical instructions ANL and ORL can easily be used to manipulate the input or output of these ports.

**Data Bus (Port 0)**

The data bus is an 8-bit bidirectional port, which is used with I/O strobed signals. When the data bus is used for output the output data is latched, but if it is used for input the data is not latched. Unlike ports 1 and 2, which can have individual terminals in the input or output mode, all terminals of the data bus are in the input or output mode.

When the data bus is used as a static port the OUTL instruction can be used to output data and the INS instruction to input data. Strobe pulse RD is generated while the INS instruction is being executed or WR while OUTL is being executed.

The data bus read/write using MOVX instructions, but then the data bus is a bidirectional port. To write into the data bus a WR signal is generated and the data is valid when WR goes high. When reading from the data bus, an RD signal is generated. The input levels must be maintained until RD goes high. When the data bus is not reading/writing, it is in the high-impedance state.

4

**CONDITIONAL JUMPS USING TERMINALS T<sub>0</sub>, T<sub>1</sub> and INT**

Conditional jump instructions are used to alter program depending on internal and external conditions (states). Details of the jump instructions for the MELPS 8-48 can be found in the section on machine instructions.

The input signal status of T<sub>0</sub>, T<sub>1</sub> and INT can be checked by the conditional jump instructions. These input terminals, through conditional jump instructions such as JTO and JNTO, can be used to control a program. Programs and processing time can be reduced by being able to test data in input terminal rather than reading the data into a register and then testing it in the register.

Terminal T<sub>0</sub>, T<sub>1</sub> and INT have other functions and uses that are not related to conditional jump instructions. The details of these other functions and uses can be found in the section on terminal functions.

MITSUBISHI MICROCOMPUTERS  
**MELPS 8-48 MICROCOMPUTERS**

**FUNCTION OF MELPS 8-48 MICROCOMPUTERS**

### INTERRUPT

The CPU recognizes an external interrupt by a low-level state at the **INT** terminal. A "Wired-OR" connection can be used for checking multiple interrupts.

The **INT** terminal is tested for an interrupt request at the **ALE** signal output of every machine cycle. When an interrupt is recognized and accepted, control is transferred to the interrupt handling program. This is accomplished by an unconditional jump to address 3 of program memory, which is the start of the interrupt handling program, at the same time the program counter and 4 high-order bits of **PSW** are automatically moved to the top of the stack.

The interrupt level is one, so the next interrupt cannot be accepted until the current interrupt processing has been completed. The **RETR** instruction terminates the interrupt processing. That is to say, the next interrupt can not be accepted until the **RETR** instruction is executed. The next interrupt can be accepted at the start of the second cycle of the **RETR** instruction (2-cycle instruction). Time/event counter overflow which causes an interrupt request also will not be accepted.

After the processing for an interrupt is completed control is returned to the main program. This is accomplished by executing **RETR** which restores the program counter and **PSW** automatically and checks **INT** and the time/event counter overflow for an interrupt request. If there is an interrupt request, the control will not be returned to the main program but will be transferred to the interrupt handling program.

An external interrupt has a higher priority than a timer interrupt. This means that, if an external and timer interrupt request are generated at the same time, the external interrupt has the priority and will be accepted first.

When a second level of external interrupt is required, the timer interrupt, if not being used, can provide this. The procedure for this is to first disable the timer interrupt, set the timer/event counter to **FF<sub>16</sub>** and put the CPU in the event counter mode. After this has been done, if **T<sub>1</sub>** input is changed to low-level from high-level, an interrupt is generated in address 7.

Terminal **INT** can also be tested using a conditional jump instruction. For more details on this procedure, check the "Conditional Jumps Using Terminals **T<sub>0</sub>**, **T<sub>1</sub>** and **INT**" section.

### TIMER/EVENT COUNTER

The timer/event counter for the MELPS 8-48 is an 8-bit counter, that is used to measure time delays or count external events. The same counter is used to measure time delays or count external events by simply changing the input to the counter.

The counter can be initialized by executing an **MOV T, A** instruction. The value of the counter can be read for checking by executing an **MOV A, T** instruction. Reset will stop the counting but the counter is not cleared, so counting can be resumed.

The largest number the counter can contain is **FF<sub>16</sub>**. If it is incremented by 1 when it contains **FF<sub>16</sub>**, the counter will be reset to 0, the overflow flag is set and a timer interrupt request is generated.

The conditional jump instruction **JTF** can be used to test the overflow flag. Care must be used in executing the **JTF** instruction because the overflow flag is cleared (reset) when executed. When a timer interrupt is accepted, the control is transferred to address 7 of program memory.

When both a timer and external interrupt request are generated at the same time, the external interrupt is given priority and will be accepted first by automatically jumping to address 3 of program memory. The timer interrupt request is kept and will be processed when the external interrupt has been completed and a **PETR** is executed. A latched timer interrupt request is cancelled when a timer interrupt request is generated. A timer interrupt request can be disabled by executing a **DIS TCNTI** instruction.

The **STRT CNT** instruction is used to change the counter to an event counter. Then terminal **T<sub>1</sub>** signal becomes the input to the event counter and an event is counted each full cycle (low-high-low one event). The maximum rate that can be counted is one time in 3 machine cycles (7.5μs when using 6MHz crystal). The high-level at **T<sub>1</sub>** must be maintained at least 1/5 of the cycle time (500ns when using 6MHz crystal).

MITSUBISHI MICROCOMPUTERS  
MELPS 8-48 MICROCOMPUTERS

**FUNCTION OF MELPS 8-48 MICROCOMPUTERS**

The STRT T instruction is used to change the counter to a timer. The internal clock signal becomes the input to the timer. The internal clock is 1/32 of 400kHz (when using 6MHz crystal) or 12.5kHz. The timer is therefore counted up every 80 $\mu$ s. Fig. 9 shows the timer/event counter.

The counter can be initialized by executing an MOV T, A instruction. The timer can be used to measure 80 $\mu$ s~20ms in multiples of 80 $\mu$ s. When it is necessary to measure over 20ms (maximum count 256x80 $\mu$ s) of delay time the number of overflows, one every 20ms, can be counted by the program. To measure times of less than 80 $\mu$ s; external clock pulses can be input through T<sub>1</sub> while the counter is in the event counter mode. Every third (or more) ALE signal can be used instead of an external clock.




Fig. 9 Timer/event counter

### MELPS 8-48 CYCLE TIMING

The output of the state counter is 1/3 the input frequency from the oscillator. When a 6MHz crystal is used for input, the output would be 2MHz (500ns). A CLK signal is generated every 500ns (one state cycle) which is used for the demarcation of each machine state. The instruction ENTO CLK will output the CLK signal through terminal T<sub>0</sub>. The input of the cycle counter is CLK (state cycle) and the output is an ALE signal which is generated every 5 state cycles.

Fig. 11 Shows the relationship between clock and generated cycles.

One machine cycle contains 5 states with a CLK signal for demarcation of each state. The MELPS 8-48 instructions are executed in one machine cycle or two machine cycles. An instruction cycle can be one or two machine cycles as shown in Fig.12.

4




Fig.10 Clocking cycle generation




Fig.11 Clock and generated cycle signals




Fig.12 Instruction execution timing

MITSUBISHI MICROCOMPUTERS  
MELPS 8-48 MICROCOMPUTERS

**FUNCTION OF MELPS 8-48 MICROCOMPUTERS**


### **RESET**

The reset terminal is for resetting the CPU. A Schmitt trigger circuit along with a pull-up register are connected to it on the chip. A reset can easily be generated by attaching a  $1\mu F$  as capacitor as shown in Fig. 13. An external reset pulse applied at **RESET** must remain at low-level for at least 50ms after power has been turned on and reached its normal level.

The reset function causes the following initialization within the CPU.

1. Program counter is reset to 0.
2. Stack pointer is reset to 0.
3. Register bank is reset to 0.
4. Memory bank is reset to 0.
5. Data bus is cleared to high-impedance state.
6. Ports 1 and 2 are reset to input mode.
7. External and timer interrupts are reset to disable state.
8. Timer is stopped.
9. Timer overflow flag is cleared.
10. Flags  $F_0$  and  $F_1$  are cleared.
11. Clock output for terminal  $T_0$  is disabled.


Note 1: On the M5L8748S the **RESET** terminal, in addition to being used for the reset function, is also used when reading and writing data in the EPROM on the chip. Details on this will be found in the section on reading and writing data in the M5L8748S.



**Fig. 13 Example of a reset circuit**

### **SINGLE-STEP OPERATION**

The terminal **SS** on the MELPS 8-48 is provided to facilitate single-step operation. In single-step operation, the CPU stops after the execution of each instruction is completed and the memory address (12 bits) of the next instruction to be fetched is output through the data bus (8 bits) plus the low-order 4 bits of port 2 ( $P_{20} \sim P_{23}$ ). The user can use this to trace the flow of this program instruction by instruction and will find this an aid in program debugging. Single-step operation is controlled through **SS** and **ALE** as shown in Fig. 14.



**Fig. 14 Single-step operation circuit and timing**

A type D flip-flop with preset and reset terminals, as shown in Fig. 11, is used to generate the signal for **SS**. When the preset terminal goes to low-level, **SS** goes to high-level, which puts the CPU in RUN mode. When the preset terminal is grounded it goes to high-level. Then **SS** goes to low-level. When **SS** goes to low-level, the CPU stops. Then when the push-button switch is pushed, a pulse is sent to the clock terminal of the type D flip-flop which turns **SS** to high-level. When **SS** goes to high-level the CPU fetches the

MITSUBISHI MICROCOMPUTERS  
**MELPS 8-48 MICROCOMPUTERS**

**FUNCTION OF MELPS 8-48 MICROCOMPUTERS**

next instruction and begins to execute it, but then an ALE signal is sent to the reset terminal of the type D flip-flop which turns SS to low-level. The CPU again stops as soon as execution of the current instruction is completed. When the push-button switch is again pushed, the cycle is repeated and the CPU is in single-step operation as shown in Fig. 12. While the CPU is stopped in single-step operation, the data bus and the low-order 4 bits of port 2 are used to output the memory address of the next instruction to be fetched. This interferes with input and output, but essential input/output can be latched by using the rising edge of ALE as clock.

**Central Processing Unit (CPU)**

Central Processing Unit (CPU) is composed of an 8-bit parallel arithmetic unit, accumulator, flag flip-flop and instruction decoder. The 8-bit parallel arithmetic unit has circuitry to perform the four basic arithmetic operations (plus, minus, multiply and divide) as well as logical operations such as AND and OR. The flag flip-flop is used to indicate status such as carry and zero. The accumulator contains one of the operations and the result is usually retained in the accumulator.

4




Fig. 15 CPU operation in single-step mode

**MITSUBISHI MICROCOMPUTERS**  
**MELPS 8-48 MICROCOMPUTERS**

**FUNCTION OF MELPS 8-48 MICROCOMPUTERS**

**MACHINE INSTRUCTIONS**

| Type       | Mnemonic                 | Instruction code |                |                |                |                |                | Function       | Effected carry |   | Description        |   |    |   |     |   |   |
|------------|--------------------------|------------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|---|--------------------|---|----|---|-----|---|---|
|            |                          | D <sub>7</sub>   | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> | Bytes   | Cycles             | C | AC | Note  |     |   |   |
| Transfer   | MOV A, #n                | 0                | 0              | 1              | 0              | 0              | 0              | 1              | 1              | n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub> | 2 3<br>n           | 2 | .2 | (A) ← n   |     |   | Transfers data n to register A.   |
|            | MOV A, PSW               | 1                | 1              | 0              | 0              | 0              | 1              | 1              | 1              |   | C 7                | 1 | 1  | (A) ← (PSW)   |     |   | Transfers the contents of the program status word to register A.  |
|            | MOV A, R <sub>r</sub>    | 1                | 1              | 1              | 1              | 1              | r <sub>2</sub> | r <sub>1</sub> | r <sub>0</sub> |   | F 8<br>+<br>r      | 1 | 1  | (A) ← (R <sub>r</sub> )<br>r = 0 ~ 7  |     |   | Transfers the contents of register R <sub>r</sub> to register A.  |
|            | MOV A, @R <sub>r</sub>   | 1                | 1              | 1              | 1              | 0              | 0              | 0              | r <sub>0</sub> |   | F 0<br>+<br>r      | 1 | 1  | (A) ← (M(R <sub>r</sub> ))<br>r = 0 ~ 1   |     |   | Transfers the contents of memory location, of the current page, whose address is in register R <sub>r</sub> to register A.  |
|            | MOV PSW, A               | 1                | 1              | 0              | 1              | 0              | 1              | 1              | 1              |   | D 7                | 1 | 1  | (PSW) ← (A)<br>(C) ← (A <sub>7</sub> ), (AC) ← (A <sub>6</sub> )  | ○ ○ |   | Transfers the contents of register A to the program status word.  |
|            | MOV R <sub>r</sub> , A   | 1                | 0              | 1              | 0              | 1              | r <sub>2</sub> | r <sub>1</sub> | r <sub>0</sub> |   | A 8<br>+<br>r      | 1 | 1  | (R <sub>r</sub> ) ← (A)<br>r = 0 ~ 7  |     |   | Transfers the contents of register A to register R <sub>r</sub> .   |
|            | MOV R <sub>r</sub> , #n  | 1                | 0              | 1              | 1              | 1              | r <sub>2</sub> | r <sub>1</sub> | r <sub>0</sub> | n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub> | B 8<br>+<br>r<br>n | 2 | 2  | (R <sub>r</sub> ) ← n<br>r = 0 ~ 7  |     |   | Transfers data n to register R <sub>r</sub> .   |
|            | MOV @R <sub>r</sub> , A  | 1                | 0              | 1              | 0              | 0              | 0              | r <sub>0</sub> |                |   | A 0<br>+<br>r      | 1 | 1  | (M(R <sub>r</sub> )) ← (A)<br>r = 0 ~ 1   |     |   | Transfers the contents of register A to memory location, of the current page, whose address is in register R <sub>r</sub> .   |
|            | MOV @R <sub>r</sub> , #n | 1                | 0              | 1              | 1              | 0              | 0              | 0              | r <sub>0</sub> | n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub> | B 0<br>+<br>r<br>n | 2 | 2  | (M(R <sub>r</sub> )) ← n<br>r = 0 ~ 1   |     |   | Transfers data n to memory location, of the current page, whose address is in register R <sub>r</sub> .   |
|            | MOV P A, @A              | 1                | 0              | 1              | 0              | 0              | 0              | 1              | 1              |   | A 3                | 1 | 2  | (A) ← (M(A))  |     |   | Transfers the data of memory location, of the current page, whose address is in register A to register A.   |
|            | MOV P3 A, @A             | 1                | 1              | 1              | 0              | 0              | 0              | 1              | 1              |   | E 3                | 1 | 2  | (A) ← (M(page 3, A))  |     |   | Transfers the data of memory location, of page 3, whose address is in register A to register A.   |
|            | MOVX @R <sub>r</sub> , A | 1                | 0              | 0              | 1              | 0              | 0              | 0              | r <sub>0</sub> |   | G 0<br>+<br>r      | 1 | 2  | (Mx(R <sub>r</sub> )) ← (A)<br>r = 0 ~ 1  |     |   | Transfers the contents of register A to memory location, of the current page, whose address is in register R <sub>r</sub> .   |
|            | MOVX A, @R <sub>r</sub>  | 1                | 0              | 0              | 0              | 0              | 0              | 0              | r <sub>0</sub> |   | G 0<br>+<br>r      | 1 | 2  | (A) ← (Mx(R <sub>r</sub> ))<br>r = 0 ~ 1  |     |   | Transfers the contents of memory location, of the current page, whose address is in register R <sub>r</sub> to register A.  |
|            | XCH A, R <sub>r</sub>    | 0                | 0              | 1              | 0              | 1              | r <sub>2</sub> | r <sub>1</sub> | r <sub>0</sub> |   | 2 8<br>+<br>r      | 1 | 1  | (A) ↔ (R <sub>r</sub> )<br>r = 0 ~ 7  |     |   | Exchanges the contents of register R <sub>r</sub> with the contents of register A.  |
|            | XCH A, @R <sub>r</sub>   | 0                | 0              | 1              | 0              | 0              | 0              | 0              | r <sub>0</sub> |   | 2 0<br>+<br>r      | 1 | 1  | (A) ↔ (M(R <sub>r</sub> ))<br>r = 0 ~ 1   |     |   | Exchanges the contents of memory location, of the current page, whose address is in register R <sub>r</sub> with the contents of register A.  |
|            | XCHD A, @R <sub>r</sub>  | 0                | 0              | 1              | 1              | 0              | 0              | 0              | r <sub>0</sub> |   | 3 0<br>+<br>r      | 1 | 1  | (A <sub>0</sub> ~ A <sub>3</sub> ) ↔ (M(R <sub>r</sub> <sub>0</sub> ~ R <sub>r</sub> <sub>3</sub> ))<br>r = 0 ~ 1 |     |   | Exchanges the contents of the low-order four bits of register A with the low-order four bits of memory location, of the current page, whose address is in register R <sub>r</sub> .   |
| Arithmetic | ADD A, #n                | 0                | 0              | 0              | 0              | 0              | 0              | 1              | 1              | n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub> | 0 3<br>n           | 2 | 2  | (A) ← (A) + n   | ○ ○ | 1 | Adds data n to the contents of register A and sets the carry flags to 1 if there is an overflow otherwise resets the carry flags to 0. The result is stored in register A.  |
|            | ADD A, R <sub>r</sub>    | 0                | 1              | 1              | 0              | 1              | r <sub>2</sub> | r <sub>1</sub> | r <sub>0</sub> |   | 6 8<br>+<br>r      | 1 | 1  | (A) ← (A) + (R <sub>r</sub> )<br>r = 0 ~ 7  | ○ ○ | 1 | Adds the contents of register R <sub>r</sub> to the contents of register A and sets the carry flags to 1 if there is an overflow otherwise resets the carry flags to 0. The result is stored in register A.   |
|            | ADD A, @R <sub>r</sub>   | 0                | 1              | 1              | 0              | 0              | 0              | 0              | r <sub>0</sub> |   | 6 0<br>+<br>r      | 1 | 1  | (A) ← (A) + (M(R <sub>r</sub> ))<br>r = 0 ~ 1   | ○ ○ | 1 | Adds the contents of register A and the contents of memory location, of the current page, whose address is in register A and sets the carry flags to 1 if there is an overflow otherwise resets the carry flags to 0. The result is stored in register A.                           |
|            | ADDC A, #n               | 0                | 0              | 0              | 1              | 0              | 0              | 1              | 1              | n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub> | 1 3<br>n           | 2 | 2  | (A) ← (A) + n + (C)   | ○ ○ | 1 | Adds the carry and data n to the contents of register A and sets the carry flags to 1 if there is an overflow otherwise resets the carry flags to 0. The result is stored in register A.  |
|            | ADDC A, R <sub>r</sub>   | 0                | 1              | 1              | 1              | 1              | r <sub>2</sub> | r <sub>1</sub> | r <sub>0</sub> |   | 7 8<br>+<br>r      | 1 | 1  | (A) ← (A) + (R <sub>r</sub> ) + (C)<br>r = 0 ~ 7  | ○ ○ | 1 | Adds the carry and the contents of register R <sub>r</sub> to the contents of register A and sets the carry flags to 1 if there is an overflow otherwise resets the carry flags to 0. The result is stored in register A.   |
|            | ADDC A, @R <sub>r</sub>  | 0                | 1              | 1              | 1              | 0              | 0              | 0              | r <sub>0</sub> |   | 7 0<br>+<br>r      | 1 | 1  | (A) ← (A) + (M(R <sub>r</sub> )) + (C)<br>r = 0 ~ 1   | ○ ○ | 1 | Adds the carry and the contents of memory location, of the current page, whose address is in register R <sub>r</sub> to the contents of register A and sets the carry flags to 1 if there is an overflow otherwise resets the carry flags to 0. The result is stored in register A. |

MITSUBISHI MICROCOMPUTERS  
MELPS 8-48 MICROCOMPUTERS

FUNCTION OF MELPS 8-48 MICROCOMPUTERS

| Item Type           | Mnemonic   | Instruction code   |                |                | Bytes          | Cycles  | Function       | Effected carry |                | Description |    |  |
|---------------------|------------|--|----------------|----------------|----------------|---|----------------|----------------|----------------|-------------|----|--|
|                     |            | D <sub>7</sub>   | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub>  | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> | C           | AC | Note   |
| Arithmetic          | ANL A, #n  | 0 1 0 1 0 0 1 1<br>n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub> | 5 3<br>n       | 2              | 2              | (A) ← (A) AND n   |                |                |                |             |    | The logical product of the contents of register A and data n, is stored in register A.   |
|                     | ANL A, Rr  | 0 1 0 1 1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>   | 5 8<br>+ r     | 1              | 1              | (A) ← (A) AND (Rr)<br>r = 0~7   |                |                |                |             |    | The logical product of the contents of register A and the contents of register R <sub>r</sub> , is stored in register A.   |
|                     | ANL A, @Rr | 0 1 0 1 0 0 0 r <sub>0</sub>   | 5 0<br>+ r     | 1              | 1              | (A) ← (A) AND (M(Rr))<br>r = 0~1  |                |                |                |             |    | The logical product of the contents of register A and the contents of memory location, of the current page, whose address is in register R <sub>r</sub> , is stored in register A.                                 |
|                     | ORL A, #n  | 0 1 0 0 0 0 1 1<br>n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub> | 4 3<br>n       | 2              | 2              | (A) ← (A) OR n  |                |                |                |             |    | The logical sum of the contents of register A and data n, is stored in register A.   |
|                     | ORL A, Rr  | 0 1 0 0 1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>   | 4 8<br>+ r     | 1              | 1              | (A) ← (A) OR (Rr)<br>r = 0~7  |                |                |                |             |    | The logical sum of the contents of register A and the contents of register R <sub>r</sub> , is stored in register A.   |
|                     | ORL A, @Rr | 0 1 0 0 0 0 0 r <sub>0</sub>   | 4 0<br>+ r     | 1              | 1              | (A) ← (A) OR (M(Rr))<br>r = 0~1   |                |                |                |             |    | The logical sum of the contents of register A and the contents of memory location, of the current page, whose address is in register R <sub>r</sub> , is stored in register A.                                     |
|                     | XRL A, #n  | 1 1 0 1 0 0 1 1<br>n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub> | D 3<br>n       | 2              | 2              | (A) ← (A) XOR n   |                |                |                |             |    | The exclusive OR of the contents of register A and data n, is stored in register A.  |
|                     | XRL A, Rr  | 1 1 0 1 1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>   | D 8<br>+ r     | 1              | 1              | (A) ← (A) XOR (Rr)<br>r = 1~7   |                |                |                |             |    | The exclusive OR of the contents of register A and the contents of register R <sub>r</sub> , is stored in register A.  |
|                     | XRL A, @Rr | 1 1 0 1 0 0 0 r <sub>0</sub>   | D 0<br>+ r     | 1              | 1              | (A) ← (A) XOR (M(Rr))<br>r = 0~1  |                |                |                |             |    | The exclusive OR of the contents of register A and the contents of memory location, of the current page, whose address is in register R <sub>r</sub> , is stored in register A.                                    |
|                     | INC A      | 0 0 0 1 0 1 1 1  | 1 7            | 1              | 1              | (A) ← (A) + 1   |                |                |                |             |    | Increments the contents of register A by 1. The result is stored in register A, and the carries are unchanged.   |
|                     | DEC A      | 0 0 0 0 0 1 1 1  | 0 7            | 1              | 1              | (A) ← (A) - 1   |                |                |                |             |    | Decrements the contents of register A by 1. The result is stored in register A, and the carries are unchanged.   |
|                     | CLR A      | 0 0 1 0 0 1 1 1  | 2 7            | 1              | 1              | (A) ← 0   |                |                |                |             |    | Clears the contents of register A, resets to 0.  |
|                     | CPL A      | 0 0 1 1 0 1 1 1  | 3 7            | 1              | 1              | (A) ← ( $\bar{A}$ )   |                |                |                |             |    | Forms 1's complement of register A, and stores it in register A.   |
|                     | DA A       | 0 1 0 1 0 1 1 1  | 5 7            | 1              | 1              | (A) ← (A) 10 Hexadecimal  | ○              | ○              | 1              |             |    | The contents of register A is converted to binary coded decimal notion, and it is stored in register A. If the contents of register A are more than 99 the carry flags are set to 1 otherwise they are reset to 0. |
| Register arithmetic | SWAP A     | 0 1 0 0 0 1 1 1  | 4 7            | 1              | 1              | (A <sub>4</sub> ~A <sub>7</sub> ) ↔ (A <sub>0</sub> ~A <sub>3</sub> )                                 |                |                |                |             |    | Exchanges the contents of bits 0~3 of register A with the contents of bits 4~7 of register A.  |
|                     | RL A       | 1 1 1 0 0 1 1 1  | E 7            | 1              | 1              | (A <sub>n+1</sub> ) ← (A <sub>n</sub> )<br>(A <sub>0</sub> ) ← (A <sub>7</sub> ) n = 0~6              |                |                |                |             |    | Shifts the contents of register A left one bit. A <sub>7</sub> the MSB is rotated to A <sub>0</sub> the LSB.   |
|                     | RLC A      | 1 1 1 1 0 1 1 1  | F 7            | 1              | 1              | (A <sub>n+1</sub> ) ← (A <sub>n</sub> )<br>(A <sub>0</sub> ) ← (C)<br>(C) ← (A <sub>7</sub> ) n = 0~6 | ○              |                |                |             |    | Shifts the contents of register A left one bit. A <sub>7</sub> the MSB is shifted to the carry flag and the carry flag is shifted to A <sub>0</sub> the LSB.   |
|                     | RR A       | 0 1 1 1 0 1 1 1  | 7 7            | 1              | 1              | (A <sub>n</sub> ) ← (A <sub>n+1</sub> )<br>(A <sub>7</sub> ) ← (A <sub>0</sub> ) n = 0~6              |                |                |                |             |    | Shifts the contents of register A right one bit. A <sub>0</sub> the LSB is rotated to A <sub>7</sub> the MSB.  |
|                     | RRC A      | 0 1 1 0 0 1 1 1  | 6 7            | 1              | 1              | (A <sub>n</sub> ) ← (A <sub>n+1</sub> )<br>(A <sub>7</sub> ) ← (C)<br>(C) ← (A <sub>0</sub> ) n = 0~6 | ○              |                |                |             |    | Shifts the contents of register A right one bit. A <sub>0</sub> the LSB is shifted to the carry flag and the carry flag is shifted to A <sub>7</sub> the MSB.  |
|                     | INC Rr     | 0 0 0 1 1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>   | 1 8<br>+ r     | 1              | 1              | (Rr) ← (Rr) + 1<br>r = 0~7  |                |                |                |             |    | Increments the contents of register R <sub>r</sub> by 1. The result is stored in register R <sub>r</sub> and the carries are unchanged.  |
|                     | INC @Rr    | 0 0 0 1 0 0 0 r <sub>0</sub>   | 1 0<br>+ r     | 1              | 1              | (M(Rr)) ← (M(Rr)) + 1<br>r = 0~1  |                |                |                |             |    | Increments the contents of the memory location, of the current page, whose address is in register R <sub>r</sub> by 1. Register R <sub>r</sub> uses bit 0~5.   |
|                     | DEC Rr     | 1 1 0 0 1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>   | C 8<br>+ r     | 1              | 1              | (Rr) ← (Rr) - 1<br>r = 0~7  |                |                |                |             |    | Decrements the contents of register R <sub>r</sub> by 1. The result is stored in register R <sub>r</sub> and the carries are unchanged.  |

**MITSUBISHI MICROCOMPUTERS**  
**MELPS 8-48 MICROCOMPUTERS**

**FUNCTION OF MELPS 8-48 MICROCOMPUTERS**

| Item<br>Type | Mnemonic           | Instruction code |                |                |                | Bytes | Cycles         | Function       | Effected carry |  |                | Description    |   |   |  |   |
|--------------|--------------------|------------------|----------------|----------------|----------------|-------|----------------|----------------|----------------|--|----------------|----------------|---|---|--|---|
|              |                    | D <sub>7</sub>   | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> |       |                |                | D <sub>3</sub> | D <sub>2</sub>   | D <sub>1</sub> | D <sub>0</sub> |   |   |  |   |
| Jump         | JBb m              | b <sub>7</sub>   | b <sub>6</sub> | b <sub>5</sub> | 1              | 0     | 0              | 1              | 0              | +<br>b <sub>2</sub><br>x2<br>m                                   | 1              | 2              | (A <sub>b</sub> )=1 then (PC <sub>0</sub> ~PC <sub>7</sub> )←m<br>(A <sub>b</sub> )=0 then (PC)←(PC)+2<br>b <sub>7</sub> b <sub>6</sub> b <sub>5</sub> =0 ~ 7           |   |  | Jumps to address m of the current page when bit b of register A is 1. Executes the next instruction when bit b of register A is 0.                                    |
|              | JTF m              | 0                | 0              | 0              | 1              | 0     | 1              | 1              | 0              | +<br>m   | 1              | 2              | (TF)=1 then (PC <sub>0</sub> ~PC <sub>7</sub> )←m<br>(TF)=0 then (PC)←(PC)+2  |   |  | Jumps to address m of the current page when the overflow flag of the timer is 1 otherwise the next instruction is executed. Flag is cleared after executing.          |
|              | JNI m              | 1                | 0              | 0              | 0              | 0     | 1              | 1              | 0              | +<br>m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub> | 8              | 6              | (PC <sub>0</sub> ~PC <sub>7</sub> )←m when (INT)=0<br>(PC)←(PC)+2 when (INT)=1  |   |  | This instruction causes a jump to the address indicated by the second byte if the external interrupt pin INT is low.  |
|              | JMP m              | m <sub>10</sub>  | m <sub>9</sub> | m <sub>8</sub> | 0              | 0     | 1              | 0              | 0              | +<br>(m <sub>8</sub> ~m <sub>10</sub> )<br>x2<br>m               | 0              | 4              | (PC <sub>8</sub> ~PC <sub>10</sub> )←m <sub>8</sub> ~m <sub>10</sub><br>(PC <sub>0</sub> ~PC <sub>7</sub> )←m <sub>9</sub> ~m <sub>7</sub><br>(PC <sub>11</sub> )←(MBF) |   |  | Jumps to address m on page m <sub>10</sub> , m <sub>9</sub> , m <sub>8</sub> in the memory bank indicated by MBF.   |
|              | JMPP @A            | 1                | 0              | 1              | 1              | 0     | 0              | 0              | 1              | 1  | B              | 3              | (PC <sub>0</sub> ~PC <sub>7</sub> )←(M(A))  |   |  | Jumps to the memory location of the current page, whose address is in register A. But when the instruction executed was in address 255, jumps to next page.           |
|              | DJNZ Rr, m         | 1                | 1              | 1              | 0              | 1     | r <sub>2</sub> | r <sub>1</sub> | r <sub>0</sub> | +<br>r<br>m  | E              | 8              | (R <sub>r</sub> )←(R <sub>r</sub> )-1 r=0 ~ 7<br>(R <sub>r</sub> )=0 then (PC <sub>0</sub> ~PC <sub>7</sub> )←m<br>(R <sub>r</sub> )=0 then (PC)←(PC)+2                 |   |  | Decrements the contents of register R <sub>r</sub> by 1. Jumps to address m of the current page when the result is not 0, otherwise the next instruction is executed. |
|              | JC m               | 1                | 1              | 1              | 1              | 0     | 1              | 1              | 0              | +<br>m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub> | F              | 6              | (C)=1 then (PC <sub>0</sub> ~PC <sub>7</sub> )←m<br>(C)=0 then (PC)←(PC)+2  |   |  | Jumps to address m of the current page if the carry flag C is 1, otherwise the next instruction is executed.  |
|              | JNC m              | 1                | 1              | 1              | 0              | 0     | 1              | 1              | 0              | +<br>m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub> | E              | 6              | (C)=0 then (PC <sub>0</sub> ~PC <sub>7</sub> )←m<br>(C)=1 then (PC)←(PC)+2  |   |  | Jumps to address m of the current page if the carry flag C is 0, otherwise the next instruction is executed.  |
|              | JZ m               | 1                | 1              | 0              | 0              | 0     | 1              | 1              | 0              | +<br>m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub> | C              | 6              | (A)=0 then (PC <sub>0</sub> ~PC <sub>7</sub> )←m<br>(A)=0 then (PC)←(PC)+2  |   |  | Jumps to address m of the current page when the contents of register A are 0, otherwise the next instruction is executed.   |
|              | JNZ m              | 1                | 0              | 0              | 1              | 0     | 1              | 1              | 0              | +<br>m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub> | 9              | 6              | (A)=0 then (PC <sub>0</sub> ~PC <sub>7</sub> )←m<br>(A)=0 then (PC)←(PC)+2  |   |  | Jumps to address m of the current page when the contents of register A are not 0, otherwise the next instruction is executed.   |
|              | JTO m              | 0                | 0              | 1              | 1              | 0     | 1              | 1              | 0              | +<br>m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub> | 3              | 6              | (T <sub>0</sub> )=1 then (PC <sub>0</sub> ~PC <sub>7</sub> )←m<br>(T <sub>0</sub> )=0 then (PC)←(PC)+2  |   |  | Jumps to address m of the current page when flag T <sub>0</sub> is 1 otherwise the next instruction is executed.  |
|              | JNTO m             | 0                | 0              | 1              | 0              | 0     | 1              | 1              | 0              | +<br>m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub> | 2              | 6              | (T <sub>0</sub> )=0 then (PC <sub>0</sub> ~PC <sub>7</sub> )←m<br>(T <sub>0</sub> )=1 then (PC)←(PC)+2  |   |  | Jumps to address m of the current page when flag T <sub>0</sub> is 0, otherwise the next instruction is executed.   |
|              | JT1 m              | 0                | 1              | 0              | 1              | 0     | 1              | 1              | 0              | +<br>m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub> | 5              | 6              | (T <sub>1</sub> )=1 then (PC <sub>0</sub> ~PC <sub>7</sub> )←m<br>(T <sub>1</sub> )=0 then (PC)←(PC)+2  |   |  | Jumps to address m of the current page when flag T <sub>1</sub> is 1, otherwise the next instruction is executed.   |
|              | JNT1 m             | 0                | 1              | 0              | 0              | 0     | 1              | 1              | 0              | +<br>m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub> | 4              | 6              | (T <sub>1</sub> )=0 then (PC <sub>0</sub> ~PC <sub>7</sub> )←m<br>(T <sub>1</sub> )=1 then (PC)←(PC)+2  |   |  | Jumps to address m of the current page when flag T <sub>1</sub> is 0, otherwise the next instruction is executed.   |
|              | JFO m              | 1                | 0              | 1              | 1              | 0     | 1              | 1              | 0              | +<br>m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub> | B              | 6              | (F <sub>0</sub> )=1 then (PC <sub>0</sub> ~PC <sub>7</sub> )←m<br>(F <sub>0</sub> )=0 then (PC)←(PC)+2  |   |  | Jumps to address m of the current page when flag F <sub>0</sub> is 1.   |
|              | JF1 m              | 0                | 1              | 1              | 1              | 0     | 1              | 1              | 0              | +<br>m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub> | 7              | 6              | (F <sub>1</sub> )=1 then (PC <sub>0</sub> ~PC <sub>7</sub> )←m<br>(F <sub>1</sub> )=0 then (PC)←(PC)+2  |   |  | Jumps to address m of the current page when flag F <sub>1</sub> is 1.   |
| Flag control | CLR C              | 1                | 0              | 0              | 1              | 0     | 1              | 1              | 1              | +<br>9   | 7              | 1              | (C)←0   | ○ | Clears the carry flag C, resets it to 0. AC is not affected. |   |
|              | CPL C              | 1                | 0              | 1              | 0              | 0     | 1              | 1              | 1              | +<br>A   | 7              | 1              | (C)←(C̄)  | ○ | Complements the carry flag C. AC is not affected.            |   |
|              | CLR F <sub>0</sub> | 1                | 0              | 0              | 0              | 0     | 1              | 0              | 1              | +<br>8   | 5              | 1              | (F <sub>0</sub> )←0   |   | Clears the flag F <sub>0</sub> , resets it to 0.             |   |
|              | CPL F <sub>0</sub> | 1                | 0              | 0              | 1              | 0     | 1              | 0              | 1              | +<br>9   | 5              | 1              | (F <sub>0</sub> )←(F̄ <sub>0</sub> )  |   | Complements the flag F <sub>0</sub> .                        |   |
|              | CLR F <sub>1</sub> | 1                | 0              | 1              | 0              | 0     | 1              | 0              | 1              | +<br>A   | 5              | 1              | (F <sub>1</sub> )←0   |   | Clears flag F <sub>1</sub> , resets it to 0.                 |   |
|              | CPL F <sub>1</sub> | 1                | 0              | 1              | 1              | 0     | 1              | 0              | 1              | +<br>B   | 5              | 1              | (F <sub>1</sub> )←(F̄ <sub>1</sub> )  |   | Complements the flag F <sub>1</sub> .                        |   |

**MITSUBISHI MICROCOMPUTERS**  
**MELPS 8-48 MICROCOMPUTERS**

**FUNCTION OF MELPS 8-48 MICROCOMPUTERS**

| Item<br>Type         | Mnemonic                     | Instruction code |                |                |                | Bytes | Cycles | Function       | Effected carry |    | Description  |
|----------------------|------------------------------|------------------|----------------|----------------|----------------|-------|--------|----------------|----------------|----|--|
|                      |                              | D <sub>10</sub>  | D <sub>9</sub> | D <sub>8</sub> | D <sub>7</sub> |       |        |                | C              | AC |  |
| Subroutine call      | <b>CALL m</b>                | m <sub>10</sub>  | m <sub>9</sub> | m <sub>8</sub> | 1              | 0     | 1      | 0              | 0              | 0  | Calls subroutine from address m. The program counter and the 4 high-order bits of the PSW are stored in the address indicated by the stack pointer (SP). The SP is incremented by 1 and m is transferred to PC <sub>10</sub> ~PC <sub>10</sub> and the MBF is transferred to PC <sub>11</sub> .  |
|                      | <b>RET</b>                   | 1                | 0              | 0              | 0              | 0     | 0      | 1              | 1              | 0  | The SP is decremented by 1. The program counter is restored to the saved setting in the stack indicated by the stack pointer. The PSW is not changed and interrupt disabled is maintained.   |
|                      | <b>RETR</b>                  | 1                | 0              | 0              | 1              | 0     | 0      | 1              | 1              | 0  | The SP is decremented by 1. The program counter and the 4 high-order bits of the PSW are restored with the saved data in the stack indicated by the stack pointer. The interrupt becomes enabled after the execution is completed.   |
| Input/Output control | <b>IN A, P<sub>p</sub></b>   | 0                | 0              | 0              | 0              | 1     | 0      | P <sub>1</sub> | P <sub>0</sub> | 0  | Loads the contents of P <sub>p</sub> to register A.  |
|                      | <b>OUTL P<sub>p</sub>, A</b> | 0                | 0              | 1              | 1              | 1     | 0      | P <sub>1</sub> | P <sub>0</sub> | 3  | Output latches the contents of register A to P <sub>p</sub>  |
|                      | <b>ANL P<sub>p</sub>, #n</b> | 1                | 0              | 0              | 1              | 1     | 0      | P <sub>1</sub> | P <sub>0</sub> | 9  | Logical ANDs the contents of P <sub>p</sub> and data n. Outputs the result to P <sub>p</sub>   |
|                      | <b>ORL P<sub>p</sub>, #n</b> | 1                | 0              | 0              | 0              | 1     | 0      | P <sub>1</sub> | P <sub>0</sub> | 8  | Logical ORs the contents of P <sub>p</sub> and data n. Outputs the result to P <sub>p</sub>  |
|                      | <b>INS A, BUS</b>            | 0                | 0              | 0              | 0              | 1     | 0      | 0              | 0              | 0  | Enters the contents of data bus (port 0) to register A   |
|                      | <b>OUTL BUS, A</b>           | 0                | 0              | 0              | 0              | 0     | 0      | 1              | 0              | 0  | Output latches the contents of register A data to data bus (port 0)  |
|                      | <b>ANL BUS, #n</b>           | 1                | 0              | 0              | 1              | 1     | 0      | 0              | 0              | 9  | Logical ANDs the contents of data bus (port 0) and data n. Outputs the result to data bus (port 0)   |
|                      | <b>ORL BUS, #n</b>           | 1                | 0              | 0              | 0              | 1     | 0      | 0              | 0              | 8  | Logical ORs the contents of data bus (port 0) and data n. Outputs the result to data bus (port 0)  |
|                      | <b>MOVD A, P<sub>p</sub></b> | 0                | 0              | 0              | 0              | 1     | 1      | P <sub>1</sub> | P <sub>0</sub> | 0  | Inputs the contents of P <sub>p</sub> to the low-order 4 bits of register A and inputs 0 to the high-order 4 bits of register A.<br>P <sub>p</sub> 's used for multiplying 8243 ports are P <sub>4</sub> ~P <sub>7</sub> . Correspondence to P <sub>2</sub> , P <sub>1</sub> is shown below.<br>P4~P <sub>1</sub> P <sub>0</sub> =00<br>P5~P <sub>1</sub> P <sub>0</sub> =01<br>P6~P <sub>1</sub> P <sub>2</sub> =10<br>P7~P <sub>1</sub> P <sub>2</sub> =11 |
|                      | <b>MOVD P<sub>p</sub>, A</b> | 0                | 0              | 1              | 1              | 1     | 1      | P <sub>1</sub> | P <sub>0</sub> | 3  | Outputs the low-order 4 bits of register A to P <sub>p</sub> .   |
|                      | <b>ANLD P<sub>p</sub>, A</b> | 1                | 0              | 0              | 1              | 1     | 1      | P <sub>1</sub> | P <sub>0</sub> | 9  | Logical ANDs the 4 low-order bits of register A and the contents of P <sub>p</sub> . P <sub>p</sub> contains the result.   |
|                      | <b>ORLD P<sub>p</sub>, A</b> | 1                | 0              | 0              | 0              | 1     | 1      | P <sub>1</sub> | P <sub>0</sub> | 8  | Logical ORs the 4 low-order bits of register A and the contents of P <sub>p</sub> . P <sub>p</sub> contains the result.  |

**MITSUBISHI MICROCOMPUTERS**  
**MELPS 8-48 MICROCOMPUTERS**

**FUNCTION OF MELPS 8-48 MICROCOMPUTERS**

| Item Type                   | Mnemonic                  | Instruction code |                |                |                |                |                | Bytes          | Cycles         | Function     | Effected carry |    | Description |  |
|-----------------------------|---------------------------|------------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|--------------|----------------|----|-------------|--|
|                             |                           | D <sub>7</sub>   | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> | Hexa-decimal | C              | AC | Note        |  |
| Input/Output control        | <b>EN I</b>               | 0                | 0              | 0              | 0              | 1              | 0              | 1              | 0              | 05           | 1              | 1  | (INTF) ← 1  |  |
|                             | <b>DIS I</b>              | 0                | 0              | 0              | 1              | 0              | 1              | 0              | 1              | 15           | 1              | 1  | (INTF) ← 0  |  |
|                             | <b>SEL RB<sub>0</sub></b> | 1                | 1              | 0              | 0              | 0              | 1              | 0              | 1              | C5           | 1              | 1  | (BS) ← 0    | Selects working register bank 0.   |
|                             | <b>SEL RB<sub>1</sub></b> | 1                | 1              | 0              | 1              | 0              | 1              | 0              | 1              | D5           | 1              | 1  | (BS) ← 1    | Selects working register bank 1.   |
|                             | <b>SEL MB<sub>0</sub></b> | 1                | 1              | 1              | 0              | 0              | 1              | 0              | 1              | E5           | 1              | 1  | (MBF) ← 0   | Selects memory bank 0.   |
|                             | <b>SEL MB<sub>1</sub></b> | 1                | 1              | 1              | 1              | 0              | 1              | 0              | 1              | F5           | 1              | 1  | (MBF) ← 1   | Selects memory bank 1.   |
|                             | <b>ENTO CLK</b>           | 0                | 1              | 1              | 1              | 0              | 1              | 0              | 1              | 75           | 1              | 1  |             | Enables output of clock signal from terminal T <sub>0</sub> .  |
| Timer/event counter control | <b>MOV A, T</b>           | 0                | 1              | 0              | 0              | 0              | 0              | 1              | 0              | 42           | 1              | 1  | (A) ← (T)   | Transfers the contents of timer/event counter to register A.   |
|                             | <b>MOV T, A</b>           | 0                | 1              | 1              | 0              | 0              | 0              | 1              | 0              | 62           | 1              | 1  | (T) ← (A)   | Transfers the contents of register A to timer/event counter.   |
|                             | <b>STRT T</b>             | 0                | 1              | 0              | 1              | 0              | 1              | 0              | 1              | 55           | 1              | 1  |             | Starts timer operation of timer/event counter. Minimum count cycle is 80μs.  |
|                             | <b>STRT CNT</b>           | 0                | 1              | 0              | 0              | 0              | 1              | 0              | 1              | 45           | 1              | 1  |             | Starts operation as event counter of timer/event counter. Counts up when terminated. T <sub>1</sub> changes to input high-level for input low-level. Minimum count cycle is 7.5μs. |
|                             | <b>STOP TCNT</b>          | 0                | 1              | 1              | 0              | 0              | 1              | 0              | 1              | 65           | 1              | 1  |             | Stops operation of timer or event counter.   |
|                             | <b>EN TCNTI</b>           | 0                | 0              | 1              | 0              | 0              | 1              | 0              | 1              | 25           | 1              | 1  | (TCNTF) ← 1 | Enables interrupt of timer/event counter.  |
|                             | <b>DIS TCNTI</b>          | 0                | 0              | 1              | 1              | 0              | 1              | 0              | 1              | 35           | 1              | 1  | (TCNTF) ← 0 | Disables interrupt of timer/event counter. Resets interrupt flip-flop of CPU which is set during the CPU stands-by. Timer overflow flag isn't affected.                            |
| Misc                        | <b>NOP</b>                | 0                | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 00           | 1              | 1  |             | No operation. Execution time is 1 cycle.   |

Note 1: Executing an instruction may produce a carry (overflow or underflow). The carry may be disregarded (lost) or it may be transferred to C/AC (saved). The saving of a carry is not shown in the function equations, but is instead shown in the carry columns C and AC. The detail affection of carries for instructions ADD, ADDC and DA is as follows:

- (C) ← 1 at overflow of the accumulator is produced.
- (C) ← 0 at no overflow of the accumulator is produced.
- (AC) ← 1 at overflow of the bit 3 of the accumulator.
- (AC) ← 0 at no overflow.

**MITSUBISHI MICROCOMPUTERS**  
**MELPS 8-48 MICROCOMPUTERS**

**FUNCTION OF MELPS 8-48 MICROCOMPUTERS**

| Symbol  | Meaning   | Symbol   | Meaning   |
|---|---|--|---|
| <b>A</b>  | 8-bit register (accumulator)  | <b>PC</b>                                      | Program counter   |
| <b>A<sub>0</sub>~A<sub>3</sub></b>  | The low-order 4 bits of the register A  | <b>PC<sub>0</sub>~PC<sub>7</sub></b>           | The low-order 8 bits of the program counter                                   |
| <b>A<sub>4</sub>~A<sub>7</sub></b>  | The high-order 4 bits of the register A   | <b>PC<sub>8</sub>~PC<sub>10</sub></b>          | The high-order 3 bits of the program counter                                  |
| <b>A<sub>0</sub>~A<sub>n</sub>, A<sub>n+1</sub></b>   | The bits of the register A  | <b>PSW</b>                                     | Program status word   |
| <b>b</b>  | The value of the bits 5~7 of the first byte machine code                              | <b>R<sub>r</sub></b>                           | Register designator   |
| <b>b<sub>5</sub>b<sub>6</sub>b<sub>5</sub></b>  | The bits 5~7 of the first byte machine code   | <b>r</b>                                       | Register number   |
| <b>BS</b>   | Register bank select  | <b>r<sub>0</sub></b>                           | The value of bit 0 of the machine code  |
| <b>BUS</b>  | Corresponds to the port 0 (bus I/O port)  | <b>r<sub>2</sub>r<sub>1</sub>r<sub>0</sub></b> | The value of bits 0~2 of the machine code                                     |
| <b>AC</b>   | Auxiliary carry flag  | <b>s<sub>2</sub>s<sub>1</sub>s<sub>0</sub></b> | The value of bits 0~2 of the stack pointer                                    |
| <b>C</b>  | Carry flag  | <b>SP</b>                                      | Stack pointer   |
| <b>DBB</b>  | Data bus buffer   | <b>ST<sub>4</sub>~ST<sub>7</sub></b>           | Bits 4~7 of the status register   |
| <b>F<sub>0</sub></b>  | Flag 0  | <b>STS</b>                                     | System status   |
| <b>F<sub>1</sub></b>  | Flag 1  | <b>T</b>                                       | Timer/event counter   |
| <b>INTF</b>   | Interrupt flag  | <b>T<sub>0</sub></b>                           | Test pin 0  |
| <b>IBF</b>  | Input buffer full flag  | <b>T<sub>1</sub></b>                           | Test pin 1  |
| <b>m</b>  | The value of the 11-bit address   | <b>TCNTF</b>                                   | Timer/event counter overflow interrupt flag                                   |
| <b>m<sub>7</sub>m<sub>6</sub>m<sub>5</sub>m<sub>4</sub>m<sub>3</sub>m<sub>2</sub>m<sub>1</sub>m<sub>0</sub></b> | The second byte (low-order 8 bits) machine code of the 11-bit address                 | <b>TF</b>                                      | Timer flag  |
| <b>m<sub>10</sub>m<sub>9</sub> m<sub>8</sub></b>  | The bits 5~7 of the first byte (high-order 3 bits) machine code of the 11-bit address | <b>#</b>                                       | Symbol to indicate the immediate data   |
| <b>(M (A))</b>  | The content of the memory location addressed by the register A                        | <b>@</b>                                       | Symbol to indicate the content of the memory location address by the register |
| <b>(M (R<sub>r</sub>))</b>  | The content of the memory location addressed by the register R <sub>r</sub>           | <b>←</b>                                       | Shows direction of data flow  |
| <b>(Mx(R<sub>r</sub>))</b>  | The content of the external memory location addressed by the register R <sub>r</sub>  | <b>↔</b>                                       | Exchanges the contents of data  |
| <b>MBF</b>  | Memory bank flag  | <b>( )</b>                                     | Contents of register, memory location or flag                                 |
| <b>n</b>  | The value of the immediate data   | <b>Λ</b>                                       | Logical AND   |
| <b>n<sub>7</sub>n<sub>6</sub>n<sub>5</sub>n<sub>4</sub>n<sub>3</sub>n<sub>2</sub>n<sub>1</sub>n<sub>0</sub></b> | The immediate data of the second byte machine code                                    | <b>V</b>                                       | Inclusive OR  |
| <b>OBF</b>  | Output buffer full flag   | <b>∨</b>                                       | Exclusive OR  |
| <b>p</b>  | Port number   | <b>—</b>                                       | Negation  |
| <b>P<sub>p</sub></b>  | Port designator   | <b>○</b>                                       | Content of flag is set or reset after execution                               |
| <b>p<sub>1</sub>p<sub>0</sub></b>   | The bits of the machine code corresponding to the port number                         |  |   |

MITSUBISHI MICROCOMPUTERS  
MELPS 8-48 MICROCOMPUTERS

FUNCTION OF MELPS 8-48 MICROCOMPUTERS

**Instruction Code List**

| D <sub>7</sub> ~D <sub>4</sub> | 0000         | 0001         | 0010          | 0011       | 0100        | 0101       | 0110       | 0111       | 1000             | 1001             | 1010             | 1011             | 1100       | 1101       | 1110       | 1111       |         |
|--------------------------------|--------------|--------------|---------------|------------|-------------|------------|------------|------------|------------------|------------------|------------------|------------------|------------|------------|------------|------------|---------|
| D <sub>3</sub> ~D <sub>0</sub> | Hexa-decimal | 0            | 1             | 2          | 3           | 4          | 5          | 6          | 7                | 8                | 9                | A                | B          | C          | D          | E          | F       |
| 0000                           | 0            | NOP          | INC @R0       | XCH A, @R0 | XCHD A, @R0 | ORL A, @R0 | ANL A, @R0 | ADD A, @R0 | ADDC A, @R0      | MOVX A, @R0      | MOVX @R0, A      | MOV @R0, A       | MOV A, @R0 | XRL A, @R0 | MOV A, @R0 | MOV A, @R0 |         |
| 0001                           | 1            |              | INC @R1       | XCH A, @R1 | XCHD A, @R1 | ORL A, @R1 | ANL A, @R1 | ADD A, @R1 | ADDC A, @R1      | MOVX A, @R1      | MOVX @R1, A      | MOV A, @R1       | MOV @R1, A | XRL A, @R1 | MOV A, @R1 | MOV A, @R1 |         |
| 0010                           | 2            | OUTL BUS,A   | JBL m         |            | JBL m       | MOV A, T   | JB2 m      | MOV T, A   | JB3 m            |                  | JB4 m            |                  | JB5 m      | JBL m      | JBL m      | JB7 m      |         |
| 0011                           | 3            |              | ADD A,B       | ADDC A,B   | MOV A,B     |            | ORL A,B    | ANL A,B    |                  |                  | RET              | RETR             | MOVP A,@A  | JMP A,@A   | XBL A,@A   | MOVP3 A,@A |         |
| 0100                           | 4            |              | IMP OXX       | CALL IXX   | IMP OXX     | CALL IXX   | IMP 2XX    | CALL 2XX   | IMP 3XX          | CALL 3XX         | IMP 4XX          | CALL 4XX         | IMP 5XX    | CALL 5XX   | IMP 6XX    | CALL 6XX   |         |
| 0101                           | 5            | EN I         | DIS           | EN         | DIS         | STRT       | STRT       | STOP       | ENTO             | CLR F0           | CPL F0           | CLR F1           | CPL F1     | SEL RBO    | SEL RB1    | SEL MBO    | SEL MB1 |
| 0110                           | 6            |              | JTF m         | JNT0 m     | JTO m       | JNT1 m     | JTI m      |            | JF1 m            | JNI m            | JNZ m            |                  | JFO m      | JZ m       |            | JNC m      | JC m    |
| 0111                           | 7            | DEC A        | INC A         | CLR A      | CPL A       | SWAP A     | DA A       | RRC A      | RR A             |                  | CLR C            | CPL C            |            | MOV A,PSW  | MOV PSW,A  | RL A       | RLC A   |
| 1000                           | 8            | INS A,BUS R0 | INC XCH A, R0 |            | ORL A, R0   | ANL A, R0  | ADD A, R0  | ADDC A, R0 | ORL BUS,B R0, A  | ANL BUS,B R0, A  | MOV BUS,B R0, A  | MOV BUS,B R0, A  | DEC R0, A  | XRL R0, A  | DJNZ R0, m | MOV A, R0  |         |
| 1001                           | 9            | IN A,P1 R1   | INC XCH A, R1 | OUTL P1,A  | ORL A, R1   | ANL A, R1  | ADD A, R1  | ADDC A, R1 | ORL P1, #n R1, A | ANL P1, #n R1, A | MOV P1, #n R1, A | MOV P1, #n R1, A | DEC R1, A  | XRL R1, A  | DJNZ R1, m | MOV A, R1  |         |
| 1010                           | A            | IN A,P2 R2   | INC XCH A, R2 | OUTL P2,A  | ORL A, R2   | ANL A, R2  | ADD A, R2  | ADDC A, R2 | ORL P2, #n R2, A | ANL P2, #n R2, A | MOV P2, #n R2, A | MOV P2, #n R2, A | DEC R2, A  | XRL R2, A  | DJNZ R2, m | MOV A, R2  |         |
| 1011                           | B            |              | INC XCH R3, A |            | ORL A, R3   | ANL A, R3  | ADD A, R3  | ADDC A, R3 |                  |                  | MOV R3, A        | MOV R3, A        | DEC R3, A  | XRL R3, A  | DJNZ R3, m | MOV A, R3  |         |
| 1100                           | C            | MOVD A,P4 R4 | INC XCH P4,A  | MOVD A, R4 | ORL A, R4   | ANL A, R4  | ADD A, R4  | ADDC A, R4 | ORLD P4,A R4, A  | ANLD P4,A R4, A  | MOV P4,A R4, A   | MOV P4,A R4, A   | DEC R4, A  | XRL R4, A  | DJNZ R4, m | MOV A, R4  |         |
| 1101                           | D            | MOVD A,P5 R5 | INC XCH P5,A  | MOVD A, R5 | ORL A, R5   | ANL A, R5  | ADD A, R5  | ADDC A, R5 | ORLD P5,A R5, A  | ANLD P5,A R5, A  | MOV P5,A R5, A   | MOV P5,A R5, A   | DEC R5, A  | XRL R5, A  | DJNZ R5, m | MOV A, R5  |         |
| 1110                           | E            | MOVD A,P6 R6 | INC XCH P6,A  | MOVD A, R6 | ORL A, R6   | ANL A, R6  | ADD A, R6  | ADDC A, R6 | ORLD P6,A R6, A  | ANLD P6,A R6, A  | MOV P6,A R6, A   | MOV P6,A R6, A   | DEC R6, A  | XRL R6, A  | DJNZ R6, m | MOV A, R6  |         |
| 1111                           | F            | MOVD A,P7 R7 | INC XCH P7,A  | MOVD A, R7 | ORL A, R7   | ANL A, R7  | ADD A, R7  | ADDC A, R7 | ORLD P7,A R7, A  | ANLD P7,A R7, A  | MOV P7,A R7, A   | MOV P7,A R7, A   | DEC R7, A  | XRL R7, A  | DJNZ R7, m | MOV A, R7  |         |

 2-byte, 2-cycle instruction

 1-byte, 2-cycle instruction

# MITSUBISHI MICROCOMPUTERS

## M5L8048-XXXP/M5L8035LP

### SINGLE-CHIP 8-BIT MICROCOMPUTER

#### DESCRIPTION

The M5L8048-XXXP and M5L8035LP are 8-bit parallel microcomputer fabricated on a single chip using high-speed N-channel silicon-gate ED-MOS technology.


#### FEATURES

- Single 5V power supply
- Instruction cycle .....  $2.5\mu s$  (min)
- Basic machine instructions: ..... 96
  - 1-byte instructions: 68
  - 2-byte instructions: 28
- Direct addressing ..... up to 4096 bytes
- Internal ROM ..... 1024 bytes (for M5L8048-XXXP only)
- Internal RAM ..... 64 bytes
- Built-in timer/event counter ..... 8 bits
- I/O Ports ..... 27 lines
- Easily expandable Memory and I/O
- Subroutine nesting ..... 8 levels
- External and timer/event counter interrupt . 1 level each
- Low power standby mode
- External RAM ..... 256 bytes
- Interchangeable with i8048 and i8035L in pin configuration and electrical characteristics


#### APPLICATION

- Control processor or CPU for a wide variety of applications

#### BLOCK DIAGRAM



#### PIN CONFIGURATION (TOP VIEW)



Outline 40P4

4

#### FUNCTION

The M5L8048-XXXP and M5L8035LP are integrated 8-bit CPU, with memory (ROM, RAM) and timer/event counter interrupt all contained on a single chip.

**MITSUBISHI MICROCOMPUTERS**  
**M5L8048-XXXP/M5L8035LP**

SINGLE-CHIP 8-BIT MICROCOMPUTER

**PIN DESCRIPTION**

| Pin                              | Name                 | Input or output | Function  |
|----------------------------------|----------------------|-----------------|---|
| V <sub>SS</sub>                  | Ground               |                 | Normally connected to ground (0V).  |
| V <sub>CC</sub>                  | Main power supply    |                 | Connected to 5V power supply.   |
| V <sub>DD</sub>                  | Power supply         |                 | ①Connected to 5V power supply.<br>②Used for memory hold when V <sub>CC</sub> is cut.  |
| T <sub>0</sub>                   | Test pin 0           | Input           | ①Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions (JT0/JNT0).   |
|                                  |                      | Output          | ②Used for outputting the internal clock signal (ENT0 CLK).  |
| X <sub>1</sub> , X <sub>2</sub>  | Crystal inputs       | Input           | External crystal oscillator or RC circuit input for generating internal clock signals.<br>An external clock signal can be input through X <sub>1</sub> or X <sub>2</sub> .  |
| RESET                            | Reset                | Input           | Control used to initialize the CPU.   |
| SS                               | Single step          | Input           | Control signal used in conjunction with ALE to stop the CPU through each instruction, in the single-step mode.  |
| INT                              | Interrupt            | Input           | ①Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions (JN1).<br>②Used for external interrupt to CPU.  |
| EA                               | External access      | Input           | ①Normally maintained at 0V.<br>②When the level is raised to 5V, external memory will be accessed even when the address is less than 400 <sub>16</sub> (1024). The M5L8035LP is raised to 5V.  |
| RD                               | Read control         | Output          | Read control signal used when the CPU requests data from external data memory or external device to be transferred to the data bus.<br>(MOVX A, @R <sub>r</sub> and INS A, BUS)   |
| PSEN                             | Program store enable | Output          | Strobe signal to fetch external program memory.   |
| WR                               | Write control        | Output          | Write control signal used when the CPU sends data through the data bus to external data memory or external device.<br>(MOVX @R <sub>r</sub> , A and OUTL BUS, A)  |
| ALE                              | Address latch enable | Output          | A signal used for latching the address on the data bus. An ALE signal occurs once during each cycle.  |
| D <sub>0</sub> ~D <sub>7</sub>   | Data bus             | Input/output    | ①Provides true bidirectional bus transfer of instructions and data between the CPU and external memory. Synchronizing is done with signals RD/WR. The output data is latched.   |
|                                  |                      |                 | ②When using external program memory, the output of the low-order 8 bits of the program counter are synchronized with ALE. After that, the transfer of the instruction code or data from the external program memory is synchronized with PSEN.  |
|                                  |                      |                 | ③The output of addresses for data using the external data memory is synchronized with ALE. After that, the transfer of data with the external data memory is synchronized with RD/WR.<br>(MOVX A, @R <sub>r</sub> and MOVX @R <sub>r</sub> , A) |
| P2 <sub>0</sub> ~P2 <sub>7</sub> |                      | Input/output    | ①Quasi-bidirectional port. When used as an input port, FF <sub>16</sub> must first be output to this port. After reset, when not used as an output port, nothing needs to be output.  |
|                                  |                      | Output          | ②P2 <sub>0</sub> ~P2 <sub>3</sub> output high-order 4 bits of the program counter when using external program memory.   |
|                                  |                      | Input/output    | ③P2 <sub>0</sub> ~P2 <sub>3</sub> serve as a 4-bit I/O expander bus for the M5L8243P.   |
| PROG                             | Program              | Output          | Strobe signal for M5L8243P I/O expander.  |
| P1 <sub>0</sub> ~P1 <sub>7</sub> | Port 1               | Input/output    | Quasi-bidirectional port. When used as an input port, FF <sub>16</sub> must first be output to this port. After reset, when not used as an output port, nothing needs to be output.   |
| T <sub>1</sub>                   | Test pin 1           | Input           | ①Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions (JT1/JNT1).<br>②When enabled, event signals are transferred to the timer/event counter (STRT CNT).                    |

**MITSUBISHI MICROCOMPUTERS**  
**M5L8048-XXXP/M5L8035LP**

**SINGLE-CHIP 8-BIT MICROCOMPUTER**

**ABSOLUTE MAXIMUM RATINGS**

| Symbol           | Parameter                            | Conditions                      | Limits  | Unit |
|------------------|--------------------------------------|---------------------------------|---------|------|
| V <sub>CC</sub>  | Supply voltage                       | With respect to V <sub>SS</sub> | -0.5~7  | V    |
| V <sub>DD</sub>  | Supply voltage                       |                                 | -0.5~7  | V    |
| V <sub>I</sub>   | Input voltage                        |                                 | -0.5~7  | V    |
| V <sub>O</sub>   | Output voltage                       |                                 | -0.5~7  | V    |
| P <sub>d</sub>   | Power dissipation                    | T <sub>a</sub> =25°C            | 1.5     | W    |
| T <sub>opr</sub> | Operating free-air temperature range |                                 | -20~75  | °C   |
| T <sub>stg</sub> | Storage temperature range            |                                 | -65~150 | °C   |

**RECOMMENDED OPERATING CONDITIONS** (T<sub>a</sub>=-20~75°C, unless otherwise noted)

| Symbol           | Parameter   | Limits |     |                 | Unit |
|------------------|---|--------|-----|-----------------|------|
|                  |   | Min    | Nom | Max             |      |
| V <sub>CC</sub>  | Supply voltage                                    | 4.5    | 5   | 5.5             | V    |
| V <sub>DD</sub>  | Supply voltage                                    | 4.5    | 5   | 5.5             | V    |
| V <sub>SS</sub>  | Supply voltage                                    |        | 0   |                 | V    |
| V <sub>IH1</sub> | High-level input voltage, except X1, X2 and RESET | 2      |     | V <sub>CC</sub> | V    |
| V <sub>IH2</sub> | High-level input voltage, except X1, X2 and RESET | 3.8    |     | V <sub>CC</sub> | V    |
| V <sub>IL</sub>  | Low-level input voltage                           | -0.5   |     | 0.8             | V    |

4

**ELECTRICAL CHARACTERISTICS** (T<sub>a</sub>=-20~75°C, V<sub>CC</sub>=V<sub>DD</sub>=5V±10%, V<sub>SS</sub>=0V, unless otherwise noted)

| Symbol                           | Parameter   | Test conditions  | Limits |     |       | Unit |
|----------------------------------|---|--|--------|-----|-------|------|
|                                  |   |  | Min    | Typ | Max   |      |
| V <sub>OL</sub>                  | Low-level output voltage, BUS, RD, WR, PSEN, ALE        | I <sub>OL</sub> =2mA                                   |        |     | 0.45  | V    |
| V <sub>OL1</sub>                 | Low-level output voltage, except the above and PROG     | I <sub>OL</sub> =1.6mA                                 |        |     | 0.45  | V    |
| V <sub>OL2</sub>                 | Low-level output voltage, PROG                          | I <sub>OL</sub> =1mA                                   |        |     | 0.45  | V    |
| V <sub>OH</sub>                  | High-level output voltage, BUS, RD, WR, PSEN, ALE       | I <sub>OH</sub> =-100μA                                | 2.4    |     |       | V    |
| V <sub>OH1</sub>                 | High-level output voltage, except the above             | I <sub>OH</sub> =-50μA                                 | 2.4    |     |       | V    |
| I <sub>IL</sub>                  | Input leak current, T1, INT                             | V <sub>SS</sub> ≤V <sub>IN</sub> ≤V <sub>CC</sub>      | -10    |     | 10    | μA   |
| I <sub>OL</sub>                  | Output leak current, BUS, T0 high-impedance state       | V <sub>SS</sub> +0.45≤V <sub>IN</sub> ≤V <sub>CC</sub> | -10    |     | 10    | μA   |
| I <sub>LH1</sub>                 | Input current during low-level input, port              | V <sub>IL</sub> =0.8V                                  |        |     | -0.2  | mA   |
| I <sub>LH2</sub>                 | Input current during low-level input, RESET, SS         | V <sub>IL</sub> =0.8V                                  |        |     | -0.05 | mA   |
| I <sub>DD</sub>                  | Supply current from V <sub>DD</sub>                     |  |        | 10  | 20    | mA   |
| I <sub>DD</sub> +I <sub>CC</sub> | Supply current from V <sub>DD</sub> and V <sub>CC</sub> |  |        | 65  | 135   | mA   |

**TIMING REQUIREMENTS** (T<sub>a</sub>=-20~75°C, V<sub>CC</sub>=V<sub>DD</sub>=5V±10%, V<sub>SS</sub>=0V, unless otherwise noted)

| Symbol                   | Parameter                     | Alternative symbol | Limits |     |      | Unit |
|--------------------------|-------------------------------|--------------------|--------|-----|------|------|
|                          |                               |                    | Min    | Typ | Max  |      |
| t <sub>C</sub>           | Cycle time                    | t <sub>CY</sub>    | 2.5    |     | 15.0 | ns   |
| t <sub>h</sub> (PSEN-D)  | Data hold time after PSEN     | t <sub>DR</sub>    | 0      |     | 200  | ns   |
| t <sub>h</sub> (R-D)     | Data hold time after RD       | t <sub>DR</sub>    | 0      |     | 200  | ns   |
| t <sub>su</sub> (PSEN-D) | Data setup time after PSEN    | t <sub>RD</sub>    |        |     | 500  | ns   |
| t <sub>su</sub> (R-D)    | Data setup time after RD      | t <sub>RD</sub>    |        |     | 500  | ns   |
| t <sub>su</sub> (A-D)    | Data setup time after address | t <sub>AD</sub>    |        |     | 950  | ns   |
| t <sub>su</sub> (PROG-D) | Data setup time after PROG    | t <sub>PR</sub>    |        |     | 810  | ns   |
| t <sub>h</sub> (PROG-D)  | Data hold time before PROG    | t <sub>PF</sub>    | 0      |     | 150  | ns   |

Note 1: The input voltage level of the input voltage is V<sub>IL</sub>=0.45V and V<sub>IH</sub>=2.4V.

**MITSUBISHI MICROCOMPUTERS**  
**M5L8048-XXXP/M5L8035LP**

**SINGLE-CHIP 8-BIT MICROCOMPUTER**

**SWITCHING CHARACTERISTICS** ( $T_a = -20\sim75^\circ C$ ,  $V_{CC} = V_{DD} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted)

| Symbol         | Parameter                                  | Alternative symbol | Limits |     |     | Unit |
|----------------|--|--------------------|--------|-----|-----|------|
|                |  |                    | Min    | Typ | Max |      |
| $t_W(ALE)$     | ALE pulse width                            | $t_{LL}$           | 400    |     |     | ns   |
| $t_d(A-ALE)$   | Delay time, address to ALE signal          | $t_{AL}$           | 120    |     |     | ns   |
| $t_V(ALE-A)$   | Address valid time after ALE               | $t_{LA}$           | 80     |     |     | ns   |
| $t_W(PSEN)$    | PSEN pulse width                           | $t_{CC}$           | 700    |     |     | ns   |
| $t_W(R)$       | RD pulse width                             | $t_{CC}$           | 700    |     |     | ns   |
| $t_W(W)$       | WR pulse width                             | $t_{CC}$           | 700    |     |     | ns   |
| $t_d(Q-W)$     | Delay time, data to WR signal              | $t_{DW}$           | 500    |     |     | ns   |
| $t_V(W-Q)$     | Data valid time after WR                   | $t_{WD}$           | 120    |     |     | ns   |
| $t_d(A-W)$     | Delay time, address to WR signal           | $t_{AW}$           | 230    |     |     | ns   |
| $t_d(AZ-R)$    | Delay time, address disable to RD signal   | $t_{AFC}$          | 0      |     |     | ns   |
| $t_d(AZ-PSEN)$ | Delay time, address disable to PSEN signal | $t_{AFC}$          | 0      |     |     | ns   |
| $t_d(PC-PROG)$ | Delay time, port control to PROG signal    | $t_{OP}$           | 110    |     |     | ns   |
| $t_V(PROG-PC)$ | Port control valid time after PROG         | $t_{PC}$           | 100    |     |     | ns   |
| $t_p(Q-PROG)$  | Delay time, data to PROG signal            | $t_{DP}$           | 250    |     |     | ns   |
| $t_V(PROG-Q)$  | Data valid time after PROG                 | $t_{PD}$           | 65     |     |     | ns   |
| $t_w(PROGL)$   | PROG low pulse width                       | $t_{PP}$           | 1200   |     |     | ns   |
| $t_d(Q-ALE)$   | Delay time, data to ALE signal             | $t_{PL}$           | 350    |     |     | ns   |
| $t_V(ALE-Q)$   | Data valid time after ALE                  | $t_{LP}$           | 150    |     |     | ns   |


Note 2: Conditions of measurement: control output  $C_L=80pF$

data bus output, port output  $C_L=150pF$ ,  $t_C=2.5\mu s$


3: Reference levels for the input/output voltages are low level=0.8V and high level=2V

## TIMING DIAGRAM


### Read from External Data Memory




### Write to External Data Memory



### Instruction Fetch from External Program Memory



### Port 2



# M5L8049-XXXP, P-8, P-6

# M5L8039P-11, P-8, P-6

## SINGLE-CHIP 8-BIT MICROCOMPUTER

**DESCRIPTION**

The M5L8049-XXXP, P-8, P-6 and M5L8039P-11, P-8, P-6 are 8-bit parallel microcomputers fabricated on a single chip using high-speed N-channel silicon gate ED-MOS technology.



| Speed       | ROM Type | Internal ROM Type | External ROM Type |
|-------------|----------|-------------------|-------------------|
| 11 MHz Type |          | M5L8049-XXXP      | M5L8039P-11       |
| 8 MHz Type  |          | M5L8049-XXXP-8    | M5L8039P-8        |
| 6 MHz Type  |          | M5L8049-XXXP-6    | M5L8039P-6        |

**FEATURES**

- Single 5V power supply
- Basic machine instructions ..... 96
  - 1-byte instructions: 68
  - 2-byte instructions: 28
- Direct addressing ..... up to 4096 bytes
- Internal RAM ..... 128 bytes
- Built-in timer/event counter ..... 8 bits
- I/O Ports ..... 27 lines
- Easily expandable Memory and I/O:
- Subroutine nesting ..... 8 levels
- External and timer/event counter interrupt . 1 level each
- External RAM ..... 256 bytes
- M5L8049-XXXP/M5L8039P-11, P-6 are interchangeable with i8049/i8039, i8039-6 in pin configuration and electrical characteristics.

**APPLICATION**

- Control processor or CPU for a wide variety of applications

**BLOCK DIAGRAM****PIN CONFIGURATION (TOP VIEW)**

Outline 40P4

4

**FUNCTION**

The M5L8049-XXXP and M5L8039P are integrated 8-bit CPUs, with memory (ROM, RAM) and timer/event counter interrupt all contained on a single chip.

**MITSUBISHI MICROCOMPUTERS**  
**M5L8049-XXXP,P-8,P-6**  
**M5L8039P-11,P-8,P-6**

**SINGLE-CHIP 8-BIT MICROCOMPUTER**

**PIN DESCRIPTION**

| Pin                              | Name                 | Input or output | Function  |
|----------------------------------|----------------------|-----------------|---|
| V <sub>SS</sub>                  | Ground               |                 | Normally connected to ground (0V).  |
| V <sub>CC</sub>                  | Main power supply    |                 | Connected to 5V power supply.   |
| V <sub>DD</sub>                  | Power supply         |                 | ①Connected to 5V power supply.<br>②Used for memory hold when V <sub>CC</sub> is cut.  |
|                                  |                      | Input           | ①Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions (JT0/JNT0).   |
| T <sub>0</sub>                   | Test pin 0           | Output          | ②Used for outputting the internal clock signal (ENT0 CLK).  |
| X <sub>1</sub> , X <sub>2</sub>  | Crystal inputs       | Input           | External crystal oscillator or RC circuit input for generating internal clock signals.<br>An external clock signal can be input through X <sub>1</sub> or X <sub>2</sub> .  |
| RESET                            | Reset                | Input           | Control used to initialize the CPU.   |
| SS                               | Single step          | Input           | Control signal used in conjunction with ALE to stop the CPU through each instruction, in the single-step mode.  |
| INT                              | Interrupt            | Input           | ①Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions (JN1).<br>②Used for external interrupt to CPU.  |
| EA                               | External access      | Input           | ①Normally maintained at 0V.<br>②When the level is raised to 5V, external memory will be accessed even when the address is less than 400 <sub>16</sub> (2048). The M5L8039P is raised to 5V.   |
| RD                               | Read control         | Output          | Read control signal used when the CPU requests data from external data memory or external device to be transferred to the data bus.<br>(MOVX A, @R <sub>r</sub> , and INS A, BUS)   |
| PSEN                             | Program store enable | Output          | Strobe signal to fetch external program memory.   |
| WR                               | Write control        | Output          | Write control signal used when the CPU sends data through the data bus to external data memory or external device.<br>(MOVX @R <sub>r</sub> , A and OUTL BUS, A)  |
| ALE                              | Address latch enable | Output          | A signal used for latching the address on the data bus. An ALE signal occurs once during each cycle.  |
| D <sub>0</sub> ~D <sub>7</sub>   | Data bus             | Input/output    | ①Provides true bidirectional bus transfer of instructions and data between the CPU and external memory. Synchronizing is done with signals RD/WR. The output data is latched.   |
|                                  |                      |                 | ②When using external program memory, the output of the low-order 8 bits of the program counter are synchronized with ALE. After that, the transfer of the instruction code or data from the external program memory is synchronized with PSEN.    |
|                                  |                      |                 | ③The output of addresses for data using the external data memory is synchronized with ALE. After that, the transfer of data with the external data memory is synchronized with RD/WR.<br>(MOVX A, @R <sub>r</sub> , and MOVX @R <sub>r</sub> , A) |
| P2 <sub>0</sub> ~P2 <sub>7</sub> | Port 2               | Input/output    | ①Quasi-bidirectional port. When used as an input port, FF <sub>16</sub> must first be output to this port. After reset, when not used as an output port, nothing needs to be output.  |
|                                  |                      | Output          | ②P2 <sub>0</sub> ~P2 <sub>3</sub> output high-order 4 bits of the program counter when using external program memory.   |
|                                  |                      | Input/output    | ③P2 <sub>0</sub> ~P2 <sub>3</sub> serve as a 4-bit I/O expander bus for the M5L8243P.   |
| PROG                             | Program              | Output          | Strobe signal for M5L8243P I/O expander.  |
| P1 <sub>0</sub> ~P1 <sub>7</sub> | Port 1               | Input/output    | Quasi-bidirectional port. When used as an input port, FF <sub>16</sub> must first be output to this port. After reset, when not used as an output port, nothing needs to be output.   |
| T <sub>1</sub>                   | Test pin 1           | Input           | ①Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions (JT1/JNT1).<br>②When enabled, event signals are transferred to the timer/event counter (STR T CNT).                     |

**MITSUBISHI MICROCOMPUTERS**  
**M5L8049-XXXP,P-8,P-6**  
**M5L8039P-11,P-8,P-6**

**SINGLE-CHIP 8-BIT MICROCOMPUTER**

**ABSOLUTE MAXIMUM RATINGS**

| Symbol           | Parameter                            | Conditions                      | Limits  | Unit |
|------------------|--------------------------------------|---------------------------------|---------|------|
| V <sub>CC</sub>  | Supply voltage                       | With respect to V <sub>SS</sub> | -0.5~7  | V    |
| V <sub>DD</sub>  | Supply voltage                       |                                 | -0.5~7  | V    |
| V <sub>I</sub>   | Input voltage                        |                                 | -0.5~7  | V    |
| V <sub>O</sub>   | Output voltage                       |                                 | -0.5~7  | V    |
| P <sub>d</sub>   | Power dissipation                    | T <sub>a</sub> =25°C            | 1.5     | W    |
| T <sub>opr</sub> | Operating free-air temperature range |                                 | -20~75  | °C   |
| T <sub>stg</sub> | Storage temperature range            |                                 | -65~150 | °C   |

**RECOMMENDED OPERATING CONDITIONS** (T<sub>a</sub>=-20~75°C, unless otherwise noted)

| Symbol           | Parameter  | Limits |     |                 | Unit |
|------------------|--|--------|-----|-----------------|------|
|                  |  | Min    | Nom | Max             |      |
| V <sub>CC</sub>  | Supply voltage   | 4.5    | 5   | 5.5             | V    |
| V <sub>DD</sub>  | Supply voltage   | 4.5    | 5   | 5.5             | V    |
| V <sub>SS</sub>  | Supply voltage   |        | 0   |                 | V    |
| V <sub>IH1</sub> | High-level input voltage, except for X <sub>1</sub> , X <sub>2</sub> , RESET | 2      |     | V <sub>CC</sub> | V    |
| V <sub>IH2</sub> | High-level input voltage, X <sub>1</sub> , X <sub>2</sub> , RESET            | 3.8    |     | V <sub>CC</sub> | V    |
| V <sub>IL</sub>  | Low-level input voltage  | -0.5   |     | 0.8             | V    |

4

**ELECTRICAL CHARACTERISTICS** (T<sub>a</sub>=-20~75°C, V<sub>CC</sub>=V<sub>DD</sub>=5V ± 10%, V<sub>SS</sub>=0V, unless otherwise noted)

| Symbol                           | Parameter   | Test conditions  |     |     | Limits |     |       | Unit |    |
|----------------------------------|---|--|-----|-----|--------|-----|-------|------|----|
|                                  |   | Min  | Typ | Max | Min    | Typ | Max   |      |    |
| V <sub>OL</sub>                  | Low-level output voltage, BUS, RD, WR, PSEN, ALE        | I <sub>OL</sub> =2mA                                   |     |     |        |     | 0.45  | V    |    |
| V <sub>OL1</sub>                 | Low-level output voltage, except for the above and PROG | I <sub>OL</sub> =1.6mA                                 |     |     |        |     | 0.45  | V    |    |
| V <sub>OL2</sub>                 | Low-level output voltage PROG                           | I <sub>OL</sub> =1mA                                   |     |     |        |     | 0.45  | V    |    |
| V <sub>OH</sub>                  | High-level output voltage, BUS, RD, WR, PSEN, ALE       | I <sub>OH</sub> =-100μA                                |     |     | 2.4    |     |       | V    |    |
| V <sub>OH1</sub>                 | High-level output voltage, except for the above         | I <sub>OH</sub> =-50μA                                 |     |     | 2.4    |     |       | V    |    |
| I <sub>IL</sub>                  | Input leak current, T <sub>1</sub> , INT                | V <sub>SS</sub> ≤V <sub>IN</sub> ≤V <sub>CC</sub>      |     |     | -10    |     | 10    | μA   |    |
| I <sub>OL</sub>                  | Output leak current, BUS, TO, high-impedance state      | V <sub>SS</sub> +0.45≤V <sub>IN</sub> ≤V <sub>CC</sub> |     |     | -10    |     | 10    | μA   |    |
| I <sub>L1</sub>                  | Input current during low-level input, port              | V <sub>IL</sub> =0.8V                                  |     |     |        |     | -0.2  | mA   |    |
| I <sub>L2</sub>                  | Input current during low-level input, RESET, SS         | V <sub>IL</sub> =0.8V                                  |     |     |        |     | -0.05 | mA   |    |
| I <sub>DD</sub>                  | Supply current from V <sub>DD</sub>                     | T <sub>a</sub> =25°C                                   |     |     |        |     | 25    | 50   | mA |
| I <sub>DD</sub> +I <sub>CC</sub> | Supply current from V <sub>DD</sub> and V <sub>CC</sub> | T <sub>a</sub> =25°C                                   |     |     |        |     | 100   | 170  | mA |

**TIMING REQUIREMENTS** (T<sub>a</sub>=-20~75°C, V<sub>CC</sub>=V<sub>DD</sub>=5V ± 10%, V<sub>SS</sub>=0V, unless otherwise noted)

| Symbol                   | Parameter                     | Alternative symbol | Limits                                  |     |      |                              |     |     |                              |     |     | Unit    |  |
|--------------------------|-------------------------------|--------------------|---|-----|------|------------------------------|-----|-----|------------------------------|-----|-----|---------|--|
|                          |                               |                    | M5L8049-XXXP<br>M5L8039P-11<br>(Note 2) |     |      | M5L8049-XXXP-8<br>M5L8039P-8 |     |     | M5L8049-XXXP-6<br>M5L8039P-6 |     |     |         |  |
|                          |                               |                    | Min                                     | Typ | Max  | Min                          | Typ | Max | Min                          | Typ | Max |         |  |
| t <sub>cy</sub>          | Cycle time                    | t <sub>cy</sub>    | 1.36                                    |     | 15.0 | 1.875                        |     |     | 15.0                         | 2.5 |     | 15.0 μs |  |
| t <sub>h</sub> (PSEN-D)  | Data hold time after PSEN     | t <sub>DR</sub>    | 0                                       |     | 100  | 0                            |     |     | 150                          | 0   |     | 200 ns  |  |
| t <sub>h</sub> (R-D)     | Data hold time after RD       | t <sub>DR</sub>    | 0                                       |     | 100  | 0                            |     |     | 150                          | 0   |     | 200 ns  |  |
| t <sub>su</sub> (PSEN-D) | Data setup time after PSEN    | t <sub>RD</sub>    |   |     | 250  |                              |     |     | 350                          |     |     | 500 ns  |  |
| t <sub>su</sub> (R-D)    | Data setup time after RD      | t <sub>RD</sub>    |   |     | 250  |                              |     |     | 350                          |     |     | 500 ns  |  |
| t <sub>su</sub> (A-D)    | Data setup time after address | t <sub>AD</sub>    |   |     | 400  |                              |     |     | 650                          |     |     | 950 ns  |  |
| t <sub>su</sub> (PROG-D) | Data setup time after PROG    | t <sub>PR</sub>    |   |     | 650  |                              |     |     | 700                          |     |     | 810 ns  |  |
| t <sub>h</sub> (PROG-D)  | Data hold time before PROG    | t <sub>PF</sub>    | 0                                       |     | 150  | 0                            |     |     | 150                          | 0   |     | 150 ns  |  |

Note 1 : The input voltage are V<sub>IL</sub>=0.45V and V<sub>IH</sub>=2.4V.

2 : T<sub>a</sub>=0~70°C

**MITSUBISHI MICROCOMPUTERS**  
**M5L8049-XXXP,P-8,P-6**  
**M5L8039P-11,P-8,P-6**

**SINGLE-CHIP 8-BIT MICROCOMPUTER**

**SWITCHING CHARACTERISTICS** ( $T_a = -20 \sim 75^\circ\text{C}$ ,  $V_{CC} = V_{DD} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted)


| Symbol                | Parameter                                  | Alternative symbol | Limits                                 |     |     |                              |     |     |                              |     |     | Unit |  |
|-----------------------|--|--------------------|--|-----|-----|------------------------------|-----|-----|------------------------------|-----|-----|------|--|
|                       |  |                    | M5L8049-XXXP<br>M5L8039-11<br>(Note 2) |     |     | M5L8049-XXXP-8<br>M5L8039P-8 |     |     | M5L8049-XXXP-6<br>M5L8039P-6 |     |     |      |  |
|                       |  |                    | Min                                    | Typ | Max | Min                          | Typ | Max | Min                          | Typ | Max |      |  |
| $t_w(\text{ALE})$     | ALE pulse width                            | $t_{LL}$           | 150                                    |     |     | 300                          |     |     | 400                          |     |     | ns   |  |
| $t_d(\text{A-ALE})$   | Delay time, address to ALE signal          | $t_{AL}$           | 70                                     |     |     | 120                          |     |     | 150                          |     |     | ns   |  |
| $t_v(\text{ALE-A})$   | Address valid time after ALE               | $t_{LA}$           | 50                                     |     |     | 70                           |     |     | 80                           |     |     | ns   |  |
| $t_w(\text{PSEN})$    | PSEN pulse width                           | $t_{CC}$           | 300                                    |     |     | 500                          |     |     | 700                          |     |     | ns   |  |
| $t_w(\text{R})$       | RD pulse width                             | $t_{CC}$           | 300                                    |     |     | 500                          |     |     | 700                          |     |     | ns   |  |
| $t_d(\text{W})$       | WR pulse width                             | $t_{CC}$           | 300                                    |     |     | 500                          |     |     | 700                          |     |     | ns   |  |
| $t_v(\text{Q-W})$     | Delay time, data to WR signal              | $t_{DW}$           | 250                                    |     |     | 380                          |     |     | 500                          |     |     | ns   |  |
| $t_d(\text{W-Q})$     | Data valid time after WR                   | $t_{WD}$           | 40                                     |     |     | 80                           |     |     | 120                          |     |     | ns   |  |
| $t_d(\text{A-W})$     | Delay time, address to WR signal           | $t_{AW}$           | 200                                    |     |     | 220                          |     |     | 230                          |     |     | ns   |  |
| $t_d(\text{AZ-R})$    | Delay time, address disable to RD signal   | $t_{AFC}$          | -10                                    |     |     | -5                           |     |     | 0                            |     |     | ns   |  |
| $t_d(\text{AZ-PSEN})$ | Delay time, address disable to PSEN signal | $t_{AFC}$          | -10                                    |     |     | -5                           |     |     | 0                            |     |     | ns   |  |
| $t_d(\text{PC-PROG})$ | Delay time, port control to PROG signal    | $t_{CP}$           | 100                                    |     |     | 105                          |     |     | 110                          |     |     | ns   |  |
| $t_v(\text{PROG-PC})$ | Port control valid time after PROG         | $t_{PC}$           | 60                                     |     |     | 100                          |     |     | 130                          |     |     | ns   |  |
| $t_p(\text{Q-PROG})$  | Delay time, data to PROG signal            | $t_{DP}$           | 200                                    |     |     | 210                          |     |     | 220                          |     |     | ns   |  |
| $t_v(\text{PROG-Q})$  | Data valid time after PROG                 | $t_{PD}$           | 20                                     |     |     | 45                           |     |     | 65                           |     |     | ns   |  |
| $t_w(\text{PROGL})$   | PROG low pulse width                       | $t_{PP}$           | 700                                    |     |     | 1150                         |     |     | 1510                         |     |     | ns   |  |
| $t_d(\text{Q-ALE})$   | Delay time, data to ALE signal             | $t_{PL}$           | 150                                    |     |     | 300                          |     |     | 400                          |     |     | ns   |  |
| $t_v(\text{ALE-Q})$   | Data valid time after ALE                  | $t_{LP}$           | 20                                     |     |     | 100                          |     |     | 150                          |     |     | ns   |  |

Note 3 : Conditions of measurement: control output  $C_L = 80\text{pF}$   
 data bus output, port output  $C_L = 150\text{pF}$


4 : Reference levels for the input/output voltages are low level=0.8V and high level=2V.

## TIMING DIAGRAM


### Read from External Data Memory




### Write to External Data Memory



### Instruction Fetch from External Program Memory



### Port 2



**M5L8049H-XXXP/M5L8039HLP****SINGLE-CHIP 8-BIT MICROCOMPUTER****DESCRIPTION**

The M5L8049H-XXXP and M5L8039HLP are 8-bit parallel microcomputers fabricated on a single chip using N-channel silicon gate ED-MOS technology.

**FEATURES**


- Single 5V power supply
- Low power dissipation ..... 275mW (typ.)
- Instruction cycle ..... 1.36 $\mu$ s (min.)
- Basic machine instructions ..... 96(1-byte instructions: 68)
- 4K-bytes memory addressing possible  
(direct addressing possible in 2K-bytes memory)
- Memory capacity ROM ..... 2K-bytes  
RAM ..... 128 bytes
- Built-in timer/event counter ..... 8 bits
- I/O ports ..... 27 lines
- Easily expandable memory and I/O
- Subroutine nesting ..... 8 levels
- External and timer/event counter interrupt, 1 level each
- Low power standby mode
- M5L8049H-XXXP/M5L8039HLP are interchangeable with i8049H/i8039HL in pin configuration and electrical characteristics.

**APPLICATION**

Control processor or CPU for a wide variety of applications


**FUNCTION**

The M5L8049H-XXXP and M5L8039HLP are integrated 8-bit CPUs, with memory (ROM (Except M5L8039HLP), RAM) and timer/event counter interrupt all contained on a single chip.

**PIN CONFIGURATION (TOP VIEW)**

Outline 40P4

4

**BLOCK DIAGRAM**

**MITSUBISHI MICROCOMPUTERS**  
**M5L8049H-XXXP/M5L8039HLP**

**SINGLE-CHIP 8-BIT MICROCOMPUTER**

**PIN DESCRIPTION**

| Pin                  | Name                 | Input or output | Function   |  |
|----------------------|----------------------|-----------------|--|--|
| $V_{SS}$             | Ground               |                 | Normally connected to ground (0V).   |  |
| $V_{CC}$             | Main power supply    |                 | Connected to 5V power supply.  |  |
| $V_{DD}$             | Power supply         |                 | ①Connected to 5V power supply.<br>②Used for memory hold when $V_{CC}$ is cut.  |  |
| $T_0$                | Test pin 0           | Input           | ①Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions (JTO/JNTO).  |  |
|                      |                      | Output          | ②Used for outputting the internal clock signal (ENT0 CLK).   |  |
| $X_1, X_2$           | Crystal inputs       | Input           | External crystal oscillator or RC circuit input for generating internal clock signals.<br>An external clock signal can be input through $X_1$ or $X_2$ .   |  |
| RESET                | Reset                | Input           | Control used to initialize the CPU.  |  |
| $\overline{SS}$      | Single step          | Input           | Control signal used in conjunction with ALE to stop the CPU through each instruction, in the single-step mode.   |  |
| $\overline{INT}$     | Interrupt            | Input           | ①Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions (JN1).<br>②Used for external interrupt to CPU.   |  |
| EA                   | External access      | Input           | ①Normally maintained at 0V.<br>②When the level is raised to 5V, external memory will be accessed even when the address is less than $400_{16}$ (2048). The M5L8039HLP is raised to 5V.   |  |
| $\overline{RD}$      | Read control         | Output          | Read control signal used when the CPU requests data from external data memory or external device to be transferred to the data bus.<br>(MOVX A, @R <sub>r</sub> , and INS A, BUS)  |  |
| PSEN                 | Program store enable | Output          | Strobe signal to fetch external program memory.  |  |
| $\overline{WR}$      | Write control        | Output          | Write control signal used when the CPU sends data through the data bus to external data memory or external device.<br>(MOVX @R <sub>r</sub> , A and OUTL BUS, A)   |  |
| ALE                  | Address latch enable | Output          | A signal used for latching the address on the data bus. An ALE signal occurs once during each cycle.   |  |
| $D_0 \sim D_7$       | Data bus             | Input/output    | ①Provides true bidirectional bus transfer of instructions and data between the CPU and external memory. Synchronization is done with signals $\overline{RD}/\overline{WR}$ . The output data is latched.<br>②When using external program memory, the output of the low-order 8 bits of the program counter are synchronized with ALE. After that, the transfer of the instruction code or data from the external program memory is synchronized with PSEN.<br>③The output of addresses for data using the external data memory is synchronized with ALE. After that, the transfer of data with the external data memory is synchronized with $\overline{RD}/\overline{WR}$ .<br>(MOVX A, @R <sub>r</sub> , and MOVX @R <sub>r</sub> , A) |  |
| $P_{20} \sim P_{27}$ | Port 2               |                 | ①Quasi-bidirectional port. When used as an input port, $FF_{16}$ must first be output to this port. After reset, when not used as an output port, nothing needs to be output.  |  |
|                      |                      |                 | ② $P_{20} \sim P_{23}$ output high-order 4 bits of the program counter when using external program memory.   |  |
|                      |                      |                 | ③ $P_{20} \sim P_{23}$ serve as a 4-bit I/O expander bus for the M5L8243P.   |  |
| PROG                 | Program              | Output          | Strobe signal for M5L8243P I/O expander.   |  |
| $P_{10} \sim P_{17}$ | Port 1               | Input/output    | Quasi-bidirectional port. When used as an input port, $FF_{16}$ must first be output to this port. After reset, when not used as an output port, nothing needs to be output.   |  |
| $T_1$                | Test pin 1           | Input           | ①Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions (JTO/JNT1).<br>②When enabled, event signals are transferred to the timer/event counter (STRT CNT).   |  |

MITSUBISHI MICROCOMPUTERS  
**M5L8049H-XXXP/M5L8039HLP**

**SINGLE-CHIP 8-BIT MICROCOMPUTER**

**ABSOLUTE MAXIMUM RATINGS**

| Symbol    | Parameter                            | Conditions               | Limits  | Unit             |
|-----------|--------------------------------------|--------------------------|---------|------------------|
| $V_{CC}$  | Supply voltage                       | With respect to $V_{SS}$ | -0.5~7  | V                |
| $V_{DD}$  | Supply voltage                       |                          | -0.5~7  | V                |
| $V_I$     | Input voltage                        |                          | -0.5~7  | V                |
| $V_O$     | Output voltage                       |                          | -0.5~7  | V                |
| $P_d$     | Power dissipation                    | $T_a = 25^\circ\text{C}$ | 1.5     | W                |
| $T_{opr}$ | Operating free-air temperature range |                          | 0~70    | $^\circ\text{C}$ |
| $T_{stg}$ | Storage temperature range            |                          | -65~150 | $^\circ\text{C}$ |

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = 0\sim70^\circ\text{C}$ , unless otherwise noted)

| Symbol    | Parameter  | Limits |     |          | Unit |
|-----------|--|--------|-----|----------|------|
|           |  | Min    | Nom | Max      |      |
| $V_{CC}$  | Supply voltage   | 4.5    | 5   | 5.5      | V    |
| $V_{DD}$  | Supply voltage   | 4.5    | 5   | 5.5      | V    |
| $V_{SS}$  | Supply voltage   |        | 0   |          | V    |
| $V_{IH1}$ | High-level input voltage, except $X_1$ , $X_2$ and RESET | 2      |     | $V_{CC}$ | V    |
| $V_{IH2}$ | High-level input voltage, $X_1$ , $X_2$ and RESET        | 3.8    |     | $V_{CC}$ | V    |
| $V_{IL1}$ | Low-level input voltage, except $X_1$ , $X_2$ and RESET  | -0.5   |     | 0.8      | V    |
| $V_{IL2}$ | Low-level input voltage, $X_1$ , $X_2$ and RESET         | -0.5   |     | 0.6      | V    |

4

**ELECTRICAL CHARACTERISTICS** ( $T_a = 0\sim70^\circ\text{C}$ ,  $V_{CC} = V_{DD} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted)

| Symbol            | Parameter   | Test conditions                         | Limits |       |      | Unit          |
|-------------------|---|---|--------|-------|------|---------------|
|                   |   |   | Min    | Typ   | Max  |               |
| $V_{OL}$          | Low-level output voltage (BUS)                          | $I_{OL} = 2\text{mA}$                   |        |       | 0.45 | V             |
| $V_{OL1}$         | Low-level output voltage (RD, WR, PSEN, ALE)            | $I_{OL} = 1.8\text{ mA}$                |        |       | 0.45 | V             |
| $V_{OL2}$         | Low-level output voltage (PROG)                         | $I_{OL} = 1\text{mA}$                   |        |       | 0.45 | V             |
| $V_{OL3}$         | Low-level output voltage (for other outputs)            | $I_{OL} = 1.6\text{mA}$                 |        |       | 0.45 | V             |
| $V_{OH}$          | High-level output voltage (BUS)                         | $I_{OH} = -400\text{\mu A}$             | 2.4    |       |      | V             |
| $V_{OH1}$         | High-level output voltage (RD, WR, PSEN, ALE)           | $I_{OH} = -100\text{\mu A}$             | 2.4    |       |      | V             |
| $V_{OH2}$         | High-level output voltage (for other outputs)           | $I_{OH} = -40\text{\mu A}$              | 2.4    |       |      | V             |
| $I_I$             | Input leak current ( $T_1$ , INT)                       | $V_{SS} \leq V_{IN} \leq V_{CC}$        | -10    |       | 10   | $\mu\text{A}$ |
| $I_{IOZ}$         | Output leak current (BUS, $T_0$ ), high-impedance state | $V_{SS} + 0.45 \leq V_{IN} \leq V_{CC}$ | -10    |       | 10   | $\mu\text{A}$ |
| $I_{I1}$          | Input leak current (Port)                               | $V_{SS} + 0.45 \leq V_{IN} \leq V_{CC}$ |        | -0.2  | -0.5 | $\text{mA}$   |
| $I_{I2}$          | Input leak current (RESET, SS)                          | $V_{SS} + 0.45 \leq V_{IN} \leq V_{CC}$ |        | -0.05 |      | $\text{mA}$   |
| $I_{DD}$          | Supply current from $V_{DD}$                            |   |        | 5     | 10   | $\text{mA}$   |
| $I_{DD} + I_{CC}$ | Supply current from $V_{DD}$ and $V_{CC}$               |   |        | 50    | 100  | $\text{mA}$   |

**MITSUBISHI MICROCOMPUTERS**  
**M5L8049H-XXXP/M5L8039HLP**

SINGLE-CHIP 8-BIT MICROCOMPUTER

**TIMING REQUIREMENTS** ( $T_a = 0\sim70^\circ C$ ,  $V_{CC} = V_{DD} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted)

| Symbol           | Parameter   | Relationship to cycle time ( $t_c$ ) | Alternative symbol | Limits |     |     | Unit    |
|------------------|---|--------------------------------------|--------------------|--------|-----|-----|---------|
|                  |   |                                      |                    | Min    | Typ | Max |         |
| $t_c$            | Cycle time  | $1/(f_{XTAL} + 15)$                  | $t_{CY}$           | 1.36   |     | 15  | $\mu s$ |
| $t_h(PSEN-D)$    | Data hold time after PSEN   | $1/10 \cdot t_c - 30$                | $t_{DR}$           | 0      |     | 110 | ns      |
| $t_h(R-D)$       | Data hold time after RD   | $1/10 \cdot t_c - 30$                | $t_{DR}$           | 0      |     | 110 | ns      |
| $t_{SU}(PSEN-D)$ | Data setup time after PSEN  | $3/10 \cdot t_c - 200$               | $t_{RD2}$          |        |     | 210 | ns      |
| $t_{SU}(R-D)$    | Data setup time after RD  | $2/5 \cdot t_c - 200$                | $t_{RD1}$          |        |     | 350 | ns      |
| $t_{SU1}(A-D)$   | Data setup time after address<br>(external data memory read cycle)    | $7/10 \cdot t_c - 220$               | $t_{AD1}$          |        |     | 730 | ns      |
| $t_{SU2}(A-D)$   | Data setup time after address<br>(external program memory read cycle) | $1/2 \cdot t_c - 200$                | $t_{AD2}$          |        |     | 460 | ns      |
| $t_{SU}(PROG-D)$ | Data setup time after PROG  | $6/10 \cdot t_c - 120$               | $t_{PR}$           |        |     | 700 | ns      |
| $t_h(PROG-D)$    | Data hold time after PROG   | $1/10 \cdot t_c$                     | $t_{PF}$           | 0      |     | 140 | ns      |

Note 1 : The input voltage level is  $V_{IL} = 0.45V$  and  $V_{IH} = 2.4V$ .

2 :  $f_{XTAL}$  is the oscillator frequency entered at the crystal input terminals ( $X_1, X_2$ ).

**SWITCHING CHARACTERISTICS** ( $T_a = 0\sim70^\circ C$ ,  $V_{CC} = V_{DD} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted)

| Symbol          | Parameter                                 | Relationship to cycle time ( $t_c$ ) | Alternative symbol | Limits |     |     | Unit |
|-----------------|---|--------------------------------------|--------------------|--------|-----|-----|------|
|                 |   |                                      |                    | Min    | Typ | Max |      |
| $t_w(ALE)$      | ALE pulse width                           | $7/30 \cdot t_c - 170$               | $t_{LL}$           | 150    |     |     | ns   |
| $t_d(A-ALE)$    | Address to ALE signal delay time          | $2/15 \cdot t_c - 110$               | $t_{AL}$           | 70     |     |     | ns   |
| $t_v(ALE-A)$    | Address valid time after ALE              | $1/15 \cdot t_c - 40$                | $t_{LA}$           | 50     |     |     | ns   |
| $t_w(PSEN)$     | PSEN pulse width                          | $2/5 \cdot t_c - 200$                | $t_{CC2}$          | 350    |     |     | ns   |
| $t_w(R)$        | RD pulse width                            | $1/2 \cdot t_c - 200$                | $t_{CC1}$          | 480    |     |     | ns   |
| $t_w(W)$        | WR pulse width                            | $1/2 \cdot t_c - 200$                | $t_{CC1}$          | 480    |     |     | ns   |
| $t_d(Q-W)$      | Data to WR signal delay time              | $13/30 \cdot t_c - 200$              | $t_{DW}$           | 390    |     |     | ns   |
| $t_v(W-Q)$      | Data valid time after WR                  | $1/15 \cdot t_c - 50$                | $t_{WD}$           | 40     |     |     | ns   |
| $t_d(A-W)$      | Address to WR signal delay time           | $1/3 \cdot t_c - 150$                | $t_{AW}$           | 300    |     |     | ns   |
| $t_d(AZ-R)$     | Address disable to RD signal delay time   | $2/15 \cdot t_c - 40$                | $t_{AFC1}$         | 140    |     |     | ns   |
| $t_d(AZ-W)$     | Address disable to WR signal delay time   | $2/15 \cdot t_c - 40$                | $t_{AFC1}$         | 140    |     |     | ns   |
| $t_d(AZ-PSEN)$  | Address disable to PSEN signal delay time | $1/30 \cdot t_c - 40$                | $t_{AFC2}$         | 10     |     |     | ns   |
| $t_d(ALE-R)$    | ALE to RD signal delay time               | $1/5 \cdot t_c - 75$                 | $t_{LAFCl}$        | 200    |     |     | ns   |
| $t_d(ALE-W)$    | ALE to WR signal delay time               | $1/5 \cdot t_c - 75$                 | $t_{LAFCl}$        | 200    |     |     | ns   |
| $t_d(ALE-PSEN)$ | ALE to PSEN signal delay time             | $1/10 \cdot t_c - 75$                | $t_{LAFc2}$        | 60     |     |     | ns   |
| $t_d(R-ALE)$    | RD to ALE signal delay time               | $1/15 \cdot t_c - 40$                | $t_{CA1}$          | 50     |     |     | ns   |
| $t_d(W-ALE)$    | WR to ALE signal delay time               | $1/15 \cdot t_c - 40$                | $t_{CA1}$          | 50     |     |     | ns   |
| $t_d(PROG-ALE)$ | PROG to ALE signal delay time             | $1/15 \cdot t_c - 40$                | $t_{CA1}$          | 50     |     |     | ns   |
| $t_d(PSEN-ALE)$ | PSEN to ALE signal delay time             | $4/15 \cdot t_c - 40$                | $t_{CA2}$          | 320    |     |     | ns   |
| $t_d(PC-PROG)$  | Port control to PROG signal delay time    | $2/15 \cdot t_c - 80$                | $t_{CP}$           | 100    |     |     | ns   |
| $t_v(PROG-PC)$  | Port control valid time after PROG        | $4/15 \cdot t_c - 200$               | $t_{PC}$           | 160    |     |     | ns   |
| $t_d(Q-PROG)$   | Data to PROG signal delay time            | $2/5 \cdot t_c - 150$                | $t_{DP}$           | 400    |     |     | ns   |
| $t_v(PROG-Q)$   | Data valid time after PROG                | $1/10 \cdot t_c - 50$                | $t_{PD}$           | 90     |     |     | ns   |
| $t_w(PROGL)$    | PROG low-level pulse width                | $7/10 \cdot t_c - 250$               | $t_{PP}$           | 700    |     |     | ns   |
| $t_d(Q-ALE)$    | Data to ALE signal delay time             | $4/15 \cdot t_c - 200$               | $t_{PL}$           | 160    |     |     | ns   |
| $t_v(ALE-Q)$    | Data valid time after ALE                 | $1/10 \cdot t_c - 100$               | $t_{LP}$           | 40     |     |     | ns   |
| $t_d(ALE-Q)$    | Delay time after ALE                      | $3/10 \cdot t_c + 100$               | $t_{PV}$           |        |     | 510 | ns   |
| $t_w(T_0)$      | $T_0$ pulse spacing                       | $3/15 \cdot t_c$                     | $t_{OPRR}$         | 270    |     |     | ns   |

Note 3 : Conditions of measurement: control output  $C_L = 80\text{pF}$  data bus output, port output  $C_L = 150\text{pF}$ .


4 : Reference levels for input/output voltages are low-level = 0.8V high-level = 2V.

MITSUBISHI MICROCOMPUTERS  
**M5L8049H-XXXP/M5L8039HLP**


**SINGLE-CHIP 8-BIT MICROCOMPUTER**

**TIMING DIAGRAM**


**External Data Memory Read**




**External Data Memory Write**



**External Program Memory Instruction Fetch**



**Port 2**



4

# MITSUBISHI MICROCOMPUTERS

## M5M8050H-XXXP/M5M8040HP

### SINGLE-CHIP 8-BIT MICROCOMPUTER

#### DESCRIPTION

The M5M8050H-XXXP/M5M8040HP is an 8-bit parallel microcomputer fabricated on a single chip using N-channel silicon gate ED-MOS technology.

|               |                              |
|---------------|------------------------------|
| M5M8050H-XXXP | Internal ROM Type (4K Bytes) |
| M5M8040HP     | External ROM Type            |

#### FEATURES

- Single 5V power supply
- Instruction cycle ..... 1.36 $\mu$ s (min)
- Basic machine instructions .. 96 (1-byte instructions: 68)
- 4K-bytes memory addressing possible  
(direct addressing possible in 2K bytes memory)
- Memory capacity: ROM ..... 4K bytes  
RAM ..... 256 bytes
- Built-in timer/event counter ..... 8 bits
- I/O ports ..... 27 lines
- Easily expandable Memory and I/O
- Subroutine nesting ..... 8 levels
- External and timer/event counter interrupt, 1 level each
- Low power standby mode


#### APPLICATION

Control processor or CPU for a wide variety of applications

#### FUNCTION


The M5M8050H-XXXP/M5M8040HP is an 8-bit CPU, with memory (ROM, RAM) and timer/event counter interrupt all contained a single chip.

#### PIN CONFIGURATION (TOP VIEW)



Outline 40P4

#### BLOCK DIAGRAM



**MITSUBISHI MICROCOMPUTERS**  
**M5M8050H-XXXP/M5M8040HP**

**SINGLE-CHIP 8-BIT MICROCOMPUTER**

**PIN DESCRIPTION**

| Pin                              | Name                 | Input or output | Function  |
|----------------------------------|----------------------|-----------------|---|
| V <sub>ss</sub>                  | Ground               |                 | Normally connected to ground (0V).  |
| V <sub>cc</sub>                  | Main power supply    |                 | Connected to 5V power supply.   |
| V <sub>DD</sub>                  | Power supply         |                 | ①Connected to 5V power supply.<br>②Used for memory hold when V <sub>cc</sub> is cut.  |
| T <sub>0</sub>                   | Test pin 0           | Input           | ①Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions (JT0/JNT0).   |
|                                  |                      | Output          | ②Used for outputting the internal clock signal (ENT0 CLK).  |
| X <sub>1</sub> , X <sub>2</sub>  | Crystal inputs       | Input           | External crystal oscillator or RC circuit input for generating internal clock signals.<br>An external clock signal can be input through X <sub>1</sub> or X <sub>2</sub> .  |
| RESET                            | Reset                | Input           | Control used to initialize the CPU.   |
| SS                               | Single step          | Input           | Control signal used in conjunction with ALE to stop the CPU through each instruction, in the single-step mode.  |
| INT                              | Interrupt            | Input           | ①Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions (JN1).<br>②Used for external interrupt to CPU.  |
| EA                               | External access      | Input           | ①Normally maintained at 0V.<br>②When the level is raised to 5V, external memory will be accessed. The M5M8040HP is raised to 5V.  |
| RD                               | Read control         | Output          | Read control signal used when the CPU requests data from external data memory or external device to be transferred to the data bus.<br>(MOVX A, @R <sub>r</sub> , and INS A, BUS)   |
| PSEN                             | Program store enable | Output          | Strobe signal to fetch external program memory.   |
| WR                               | Write control        | Output          | Write control signal used when the CPU sends data through the data bus to external data memory or external device.<br>(MOVX @R <sub>r</sub> , A and OUTL BUS, A)  |
| ALE                              | Address latch enable | Output          | A signal used for latching the address on the data bus. An ALE signal occurs once during each cycle.  |
| D <sub>0</sub> ~D <sub>7</sub>   | Data bus             | Input/output    | ①Provides true bidirectional bus transfer of instructions and data between the CPU and external memory. Synchronizing is done with signals RD/WR. The output data is latched.   |
|                                  |                      |                 | ②When using external program memory, the output of the low-order 8 bits of the program counter are synchronized with ALE. After that, the transfer of the instruction code or data from the external program memory is synchronized with PSEN.    |
|                                  |                      |                 | ③The output of addresses for data using the external data memory is synchronized with ALE. After that, the transfer of data with the external data memory is synchronized with RD/WR.<br>(MOVX A, @R <sub>r</sub> , and MOVX @R <sub>r</sub> , A) |
| P2 <sub>0</sub> ~P2 <sub>7</sub> | Port 2               | Input/output    | ①Quasi-bidirectional port. When used as an input port, FF <sub>16</sub> must first be output to this port. After reset, when not used as an output port, nothing needs to be output.  |
|                                  |                      | Output          | ②P2 <sub>0</sub> ~P2 <sub>3</sub> output high-order 4 bits of the program counter when using external program memory.   |
|                                  |                      | Input/output    | ③P2 <sub>0</sub> ~P2 <sub>3</sub> serve as a 4-bit I/O expander bus for the M5L8243P.   |
| PROG                             | Program              | Output          | Strobe signal for M5L8243P I/O expander.  |
| P1 <sub>0</sub> ~P1 <sub>7</sub> | Port 1               | Input/output    | Quasi-bidirectional port. When used as an input port, FF <sub>16</sub> must first be output to this port. After reset, when not used as an output port, nothing needs to be output.   |
| T <sub>1</sub>                   | Test pin 1           | Input           | ①Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions (JT1/JNT1).<br>②When enabled, event signals are transferred to the timer/event counter (STR T CNT).                     |

4

**MITSUBISHI MICROCOMPUTERS**  
**M5M8050H-XXXP/M5M8040HP**

**SINGLE-CHIP 8-BIT MICROCOMPUTER**

**ABSOLUTE MAXIMUM RATINGS**

| Symbol           | Parameter                            | Conditions                      | Limits  | Unit |
|------------------|--------------------------------------|---------------------------------|---------|------|
| V <sub>CC</sub>  | Supply voltage                       | With respect to V <sub>SS</sub> | -0.5~7  | V    |
| V <sub>DD</sub>  | Supply voltage                       |                                 | -0.5~7  | V    |
| V <sub>I</sub>   | Input voltage                        |                                 | -0.5~7  | V    |
| V <sub>O</sub>   | Output voltage                       |                                 | -0.5~7  | V    |
| P <sub>d</sub>   | Power dissipation                    | T <sub>a</sub> = 25°C           | 1.5     | W    |
| T <sub>opr</sub> | Operating free-air temperature range |                                 | 0~70    | °C   |
| T <sub>stg</sub> | Storage temperature range            |                                 | -65~150 | °C   |

**RECOMMENDED OPERATING CONDITIONS** (T<sub>a</sub> = 0~70°C, unless otherwise noted)

| Symbol           | Parameter   | Limits |     |                 | Unit |
|------------------|---|--------|-----|-----------------|------|
|                  |   | Min    | Nom | Max             |      |
| V <sub>CC</sub>  | Supply voltage  | 4.5    | 5   | 5.5             | V    |
| V <sub>DD</sub>  | Supply voltage  | 4.5    | 5   | 5.5             | V    |
| V <sub>SS</sub>  | Supply voltage  |        | 0   |                 | V    |
| V <sub>IH1</sub> | High-level input voltage, except X <sub>1</sub> , X <sub>2</sub> and <u>RESET</u> | 2      |     | V <sub>CC</sub> | V    |
| V <sub>IH2</sub> | High-level input voltage, X <sub>1</sub> , X <sub>2</sub> and <u>RESET</u>        | 3.8    |     | V <sub>CC</sub> | V    |
| V <sub>IL1</sub> | Low-level input voltage, except X <sub>1</sub> , X <sub>2</sub> and <u>RESET</u>  | -0.5   |     | 0.8             | V    |
| V <sub>IL2</sub> | Low-level input voltage, X <sub>1</sub> , X <sub>2</sub> and <u>RESET</u>         | -0.5   |     | 0.6             | V    |

**ELECTRICAL CHARACTERISTICS** (T<sub>a</sub> = 0~70°C, V<sub>CC</sub> = V<sub>DD</sub> = 5V ± 10%, V<sub>SS</sub> = 0V, unless otherwise noted)

| Symbol                            | Parameter   | Test conditions  | Limits |      |      | Unit |
|-----------------------------------|---|--|--------|------|------|------|
|                                   |   |  | Min    | Typ  | Max  |      |
| I <sub>OL</sub>                   | Low-level output voltage (BUS)                                  | I <sub>OL</sub> = 2mA                                      |        |      | 0.45 | V    |
| I <sub>OL1</sub>                  | Low-level output voltage (RD, WR, PSEN, ALE)                    | I <sub>OL</sub> = 1.8mA                                    |        |      | 0.45 | V    |
| I <sub>OL2</sub>                  | Low-level output voltage (PROG)                                 | I <sub>OL</sub> = 1mA                                      |        |      | 0.45 | V    |
| I <sub>OL3</sub>                  | Low-level output voltage (for other outputs)                    | I <sub>OL</sub> = 1.6mA                                    |        |      | 0.45 | V    |
| I <sub>OH</sub>                   | High-level output voltage (BUS)                                 | I <sub>OH</sub> = -400μA                                   | 2.4    |      |      | V    |
| I <sub>OH1</sub>                  | High-level output voltage (RD, WR, PSEN, ALE)                   | I <sub>OH</sub> = -100μA                                   | 2.4    |      |      | V    |
| I <sub>OH2</sub>                  | High-level output voltage (for other outputs)                   | I <sub>OH</sub> = -40μA                                    | 2.4    |      |      | V    |
| I <sub>I</sub>                    | Input leak current (T <sub>1</sub> , INT)                       | V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>        | -10    |      | 10   | μA   |
| I <sub>OZ</sub>                   | Output leak current (BUS, T <sub>0</sub> ) high-impedance state | V <sub>SS</sub> + 0.45 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> | -10    |      | 10   | μA   |
| I <sub>I1</sub>                   | Input leak current (PORT)                                       | V <sub>SS</sub> + 0.45 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> | -0.2   | -0.5 |      | mA   |
| I <sub>I2</sub>                   | Input leak current (RESET, SS)                                  | V <sub>SS</sub> + 0.45 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> | -0.05  |      |      | mA   |
| I <sub>DD</sub>                   | Supply current from V <sub>DD</sub>                             |  |        | 10   | 20   | mA   |
| I <sub>DD</sub> + I <sub>CC</sub> | Supply current from V <sub>DD</sub> and V <sub>CC</sub>         |  |        | 70   | 140  | mA   |

**MITSUBISHI MICROCOMPUTERS**  
**M5M8050H-XXXP/M5M8040HP**

**SINGLE-CHIP 8-BIT MICROCOMPUTER**

**TIMING REQUIREMENTS** ( $T_a = 0 \sim 70^\circ C$ ,  $V_{CC} = V_{DD} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted)

| Symbol           | Parameter   | Relationship to cycle time ( $t_c$ ) | Alternative symbol | Limits |     |     | Unit    |
|------------------|---|--------------------------------------|--------------------|--------|-----|-----|---------|
|                  |   |                                      |                    | Min    | Typ | Max |         |
| $t_c$            | Cycle time  | $1/(f_{XTAL} \div 15)$               | $t_{CY}$           | 1.36   |     | 15  | $\mu s$ |
| $t_h(PSEN-D)$    | Data hold time after $\bar{PSEN}$                                     | $1/10 \cdot t_c - 30$                | $t_{DR}$           | 0      |     | 110 | ns      |
| $t_h(R-D)$       | Data hold time after $\bar{RD}$                                       | $1/10 \cdot t_c - 30$                | $t_{DR}$           | 0      |     | 110 | ns      |
| $t_{su}(PSEN-D)$ | Data setup time after $\bar{PSEN}$                                    | $3/10 \cdot t_c - 200$               | $t_{RD2}$          |        |     | 210 | ns      |
| $t_{su}(R-D)$    | Data setup time after $\bar{RD}$                                      | $2/5 \cdot t_c - 200$                | $t_{RD1}$          |        |     | 350 | ns      |
| $t_{su1}(A-D)$   | Data setup time after address<br>(external data memory read cycle)    | $7/10 \cdot t_c - 220$               | $t_{AD1}$          |        |     |     | ns      |
| $t_{su2}(A-D)$   | Data setup time after address<br>(external program memory read cycle) | $1/2 \cdot t_c - 200$                | $t_{AD2}$          |        |     | 460 | ns      |
| $t_{su}(PROG-D)$ | Data setup time after $PROG$  | $6/10 \cdot t_c - 120$               | $t_{PR}$           |        |     | 700 | ns      |
| $t_h(PROG-D)$    | Data hold time after $PROG$   | $1/10 \cdot t_c$                     | $t_{PF}$           | 0      |     | 140 | ns      |

Note 1: The input voltages are  $V_{IL} = 0.45V$  and  $V_{IH} = 2.4V$ .

2:  $f_{XTAL}$  is the oscillator frequency entered at the crystal input terminals ( $X_1, X_2$ ).

4

**SWITCHING CHARACTERISTICS** ( $T_a = 0 \sim 70^\circ C$ ,  $V_{CC} = V_{DD} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted)

| Symbol          | Parameter  | Relationship to cycle time ( $t_c$ ) | Alternative symbol | Limits |     |     | Unit |
|-----------------|--|--------------------------------------|--------------------|--------|-----|-----|------|
|                 |  |                                      |                    | Min    | Typ | Max |      |
| $t_w(ALE)$      | ALE pulse width                                    | $7/30 \cdot t_c - 170$               | $t_{LL}$           | 150    |     |     | ns   |
| $t_d(A-ALE)$    | Delay time, address to ALE signal                  | $2/15 \cdot t_c - 110$               | $t_{AL}$           | 70     |     |     | ns   |
| $t_v(ALE-A)$    | Address valid time after ALE                       | $1/15 \cdot t_c - 40$                | $t_{LA}$           | 50     |     |     | ns   |
| $t_w(PSEN)$     | $\bar{PSEN}$ pulse width                           | $2/5 \cdot t_c - 200$                | $t_{CC2}$          | 350    |     |     | ns   |
| $t_w(R)$        | $\bar{RD}$ pulse width                             | $1/2 \cdot t_c - 200$                | $t_{CC1}$          | 480    |     |     | ns   |
| $t_w(W)$        | $\bar{WR}$ pulse width                             | $1/2 \cdot t_c - 200$                | $t_{CC1}$          | 480    |     |     | ns   |
| $t_d(Q-W)$      | Delay time, data to $\bar{WR}$ signal              | $13/30 \cdot t_c - 200$              | $t_{DW}$           | 390    |     |     | ns   |
| $t_v(W-O)$      | Data valid time after $\bar{WR}$                   | $1/15 \cdot t_c - 50$                | $t_{WD}$           | 40     |     |     | ns   |
| $t_d(A-W)$      | Delay time, address to $\bar{WR}$ signal           | $1/3 \cdot t_c - 150$                | $t_{AW}$           | 300    |     |     | ns   |
| $t_d(AZ-R)$     | Delay time, address disable to $\bar{RD}$ signal   | $2/15 \cdot t_c - 40$                | $t_{AFC1}$         | 140    |     |     | ns   |
| $t_d(AZ-W)$     | Delay time, address disable to $\bar{WR}$ signal   | $2/15 \cdot t_c - 40$                | $t_{AFC1}$         | 140    |     |     | ns   |
| $t_d(AZ-PSEN)$  | Delay time, address disable to $\bar{PSEN}$ signal | $1/30 \cdot t_c - 40$                | $t_{AFC2}$         | 10     |     |     | ns   |
| $t_d(ALE-R)$    | Delay time, ALE to $\bar{RD}$ signal               | $1/5 \cdot t_c - 75$                 | $t_{LAFC1}$        | 200    |     |     | ns   |
| $t_d(ALE-W)$    | Delay time, ALE to $\bar{WR}$ signal               | $1/5 \cdot t_c - 75$                 | $t_{LAFC1}$        | 200    |     |     | ns   |
| $t_d(ALE-PSEN)$ | Delay time, ALE to $\bar{PSEN}$ signal             | $1/10 \cdot t_c - 75$                | $t_{LAFC2}$        | 60     |     |     | ns   |
| $t_d(R-ALE)$    | $\bar{RD}$ to ALE signal                           | $1/15 \cdot t_c - 40$                | $t_{CA1}$          | 50     |     |     | ns   |
| $t_d(W-ALE)$    | $\bar{WR}$ to ALE signal                           | $1/15 \cdot t_c - 40$                | $t_{CA1}$          | 50     |     |     | ns   |
| $t_d(PROG-ALE)$ | Delay time, PROG to ALE signal                     | $1/15 \cdot t_c - 40$                | $t_{CA1}$          | 50     |     |     | ns   |
| $t_d(PSEN-ALE)$ | $\bar{PSEN}$ to ALE signal                         | $4/15 \cdot t_c - 40$                | $t_{CA2}$          | 320    |     |     | ns   |
| $t_d(PC-PROG)$  | Delay time, Port control to PROG signal            | $2/15 \cdot t_c - 80$                | $t_{CP}$           | 100    |     |     | ns   |
| $t_v(PROG-PC)$  | Port control valid time after PROG                 | $4/15 \cdot t_c - 200$               | $t_{PC}$           | 160    |     |     | ns   |
| $t_d(Q-PROG)$   | Delay time, Data to PROG signal                    | $2/5 \cdot t_c - 150$                | $t_{DP}$           | 400    |     |     | ns   |
| $t_v(PROG-Q)$   | Data valid time after PROG                         | $1/10 \cdot t_c - 50$                | $t_{PD}$           | 90     |     |     | ns   |
| $t_w(PROG)$     | PROG low pulse width                               | $7/10 \cdot t_c - 250$               | $t_{PP}$           | 700    |     |     | ns   |
| $t_d(Q-ALE)$    | Delay time, Data to ALE signal                     | $4/15 \cdot t_c - 200$               | $t_{PL}$           | 160    |     |     | ns   |
| $t_v(ALE-Q)$    | Data valid time after ALE                          | $1/10 \cdot t_c - 100$               | $t_{LP}$           | 40     |     |     | ns   |
| $t_d(ALE-Q)$    | Delay time, ALE to data                            | $3/10 \cdot t_c + 100$               | $t_{PV}$           |        |     | 510 | ns   |
| $t_w(T_0)$      | $T_0$ pulse period                                 | $3/15 \cdot t_c$                     | $t_{OPRR}$         | 270    |     |     | ns   |


Note 3: Conditions of measurement: control output  $C_L = 80pF$  data bus output, port output  $C_L = 150pF$ .

4: Reference levels for input/output voltages are low-level=0.8V and high-level=2V.


SINGLE-CHIP 8-BIT MICROCOMPUTER

**TIMING DIAGRAM**

**Read from External Data Memory**





**Write to External Data Memory**



**Instruction Fetch from External Program Memory**

**Port 2**



**M5M8050L-XXXP/M5M8040LP****SINGLE-CHIP 8-BIT MICROCOMPUTER****DESCRIPTION**

The M5M8050L-XXXP and M5M8040LP are 8-bit parallel microcomputers fabricated on a single chip using N-channel silicon gate ED-MOS technology.

**FEATURES**


- Single 5V power supply
- Low power dissipation ..... 300mW (typ.)
- Instruction cycle ..... 2.5μs (min.)
- Basic machine instructions ..... 96(1-byte instructions: 68)
- 4K-bytes memory addressing possible  
(direct addressing possible in 2K bytes memory)
- Memory capacity: ROM ..... 4K bytes
- RAM ..... 256 bytes
- Built-in timer/event counter ..... 8 bits
- I/O ports ..... 27 lines
- Easily expandable memory and I/O
- Subroutine nesting ..... 8 levels
- External and timer/event counter interrupt, 1 level each
- Low power standby mode

**APPLICATION**

Control processor or CPU for a wide variety of applications


**FUNCTION**

The M5M8050L-XXXP and M5M8040LP are integrated 8 bit CPUs, with memory (ROM (except M5M8040LP), RAM) and timer/event counter interrupt all contained on a single chip.

**PIN CONFIGURATION (TOP VIEW)**

Outline 40P4

4

**BLOCK DIAGRAM**

MITSUBISHI MICROCOMPUTERS  
**M5M8050L-XXXP/M5M8040LP**

**SINGLE-CHIP 8-BIT MICROCOMPUTER**

**PIN DESCRIPTION**

| Pin                                  | Name                 | Input or output | Function   |
|--------------------------------------|----------------------|-----------------|--|
| <b>V<sub>SS</sub></b>                | Ground               |                 | Normally connected to ground (0V).   |
| <b>V<sub>CC</sub></b>                | Main power supply    |                 | Connected to 5V power supply.  |
| <b>V<sub>DD</sub></b>                | Power supply         |                 | ①Connected to 5V power supply.<br>②Used for memory hold when V <sub>cc</sub> is cut.   |
| <b>T<sub>0</sub></b>                 | Test pin 0           | Input           | ①Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions (JTO/JNT0).<br>②Used for outputting the internal clock signal (ENT0 CLK).  |
|                                      |                      | Output          | ②Used for outputting the internal clock signal (ENT0 CLK).   |
| <b>X<sub>1</sub>, X<sub>2</sub></b>  | Crystal inputs       | Input           | External crystal oscillator or RC circuit input for generating internal clock signals.<br>An external clock signal can be input through X <sub>1</sub> or X <sub>2</sub> .   |
| <b>RESET</b>                         | Reset                | Input           | Control used to initialize the CPU.  |
| <b>SS</b>                            | Single step          | Input           | Control signal used in conjunction with ALE to stop the CPU through each instruction, in the single-step mode.   |
| <b>INT</b>                           | Interrupt            | Input           | ①Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions (JNI).<br>②Used for external interrupt to CPU.   |
| <b>EA</b>                            | External access      | Input           | ①Normally maintained at 0V.<br>②When the level is raised to 5V, external program memory will be accessed.  |
| <b>RD</b>                            | Read control         | Output          | Read control signal used when the CPU requests data from external data memory or external device to be transferred to the data bus.<br>(MOVX A, @R <sub>r</sub> , and INS A, BUS)  |
| <b>PSEN</b>                          | Program store enable | Output          | Strobe signal to fetch external program memory.  |
| <b>WR</b>                            | Write control        | Output          | Write control signal used when the CPU sends data through the data bus to external data memory or external device.<br>(MOVX @R <sub>r</sub> , A and OUTL BUS, A)   |
| <b>ALE</b>                           | Address latch enable | Output          | A signal used for latching the address on the data bus. An ALE signal occurs once during each cycle.   |
| <b>D<sub>0</sub>~D<sub>7</sub></b>   | Data bus             | Input/output    | ①Provides true bidirectional bus transfer of instructions and data between the CPU and external memory. Synchronizing is done with signals RD/WR. The output data is latched.<br>②When using external program memory, the output of the low-order 8 bits of the program counter are synchronized with ALE. After that, the transfer of the instruction code or data from the external program memory is synchronized with PSEN.<br>③The output of addresses for data using the external data memory is synchronized with ALE. After that, the transfer of data with the external data memory is synchronized with RD/WR.<br>(MOVX A, @R <sub>r</sub> , and MOVX @R <sub>r</sub> , A) |
| <b>P2<sub>0</sub>~P2<sub>7</sub></b> | Port 2               |                 | ①Quasi-bidirectional port. When used as an input port, FF <sub>16</sub> must first be output to this port. After reset, when not used as an output port, nothing needs to be output.<br>②P2 <sub>0</sub> ~P2 <sub>3</sub> output high-order 4 bits of the program counter when using external program memory.<br>③P2 <sub>0</sub> ~P2 <sub>3</sub> serve as a 4-bit I/O expander bus for the M5L8243P.   |
| <b>PROG</b>                          | Program              |                 | Strobe signal for M5L8243P I/O expander.   |
| <b>P1<sub>0</sub>~P1<sub>7</sub></b> | Port 1               | Input/output    | Quasi-bidirectional port. When used as an input port, FF <sub>16</sub> must first be output to this port. After reset, when not used as an output port, nothing needs to be output.  |
| <b>T<sub>1</sub></b>                 | Test pin 1           | Input           | ①Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions (JTI/INT1).<br>②When enabled, event signals are transferred to the timer/event counter (STRT CNT).   |

MITSUBISHI MICROCOMPUTERS  
**M5M8050L-XXXP/M5M8040LP**

**SINGLE-CHIP 8-BIT MICROCOMPUTER**

**ABSOLUTE MAXIMUM RATINGS**

| Symbol    | Parameter                            | Conditions               | Limits  | Unit             |
|-----------|--------------------------------------|--------------------------|---------|------------------|
| $V_{CC}$  | Supply voltage                       | With respect to $V_{SS}$ | -0.5~7  | V                |
| $V_{DD}$  | Supply voltage                       |                          | -0.5~7  | V                |
| $V_I$     | Input voltage                        |                          | -0.5~7  | V                |
| $V_O$     | Output voltage                       |                          | -0.5~7  | V                |
| $P_d$     | Power dissipation                    | $T_a = 25^\circ\text{C}$ | 1.5     | W                |
| $T_{opr}$ | Operating free-air temperature range |                          | 0~70    | $^\circ\text{C}$ |
| $T_{stq}$ | Storage temperature range            |                          | -65~150 | $^\circ\text{C}$ |

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = 0\sim70^\circ\text{C}$ , unless otherwise noted)

| Symbol    | Parameter  | Limits |     |          | Unit |
|-----------|--|--------|-----|----------|------|
|           |  | Min    | Nom | Max      |      |
| $V_{CC}$  | Supply voltage   | 4.5    | 5   | 5.5      | V    |
| $V_{DD}$  | Supply voltage   | 4.5    | 5   | 5.5      | V    |
| $V_{SS}$  | Supply voltage   |        | 0   |          | V    |
| $V_{IH1}$ | High-level input voltage, except $X_1$ , $X_2$ and RESET | 2      |     | $V_{CC}$ | V    |
| $V_{IH2}$ | High-level input voltage, $X_1$ , $X_2$ and RESET        | 3.8    |     | $V_{CC}$ | V    |
| $V_{IL1}$ | Low-level input voltage, except $X_1$ , $X_2$ and RESET  | -0.5   |     | 0.8      | V    |
| $V_{IL2}$ | Low-level input voltage, $X_1$ , $X_2$ and RESET         | -0.5   |     | 0.6      | V    |

4

**ELECTRICAL CHARACTERISTICS** ( $T_a = 0\sim70^\circ\text{C}$ ,  $V_{CC} = V_{DD} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted)

| Symbol            | Parameter   | Test conditions                         | Limits |       |      | Unit          |
|-------------------|---|---|--------|-------|------|---------------|
|                   |   |   | Min    | Typ   | Max  |               |
| $V_{OL}$          | Low-level output voltage (BUS)                          | $I_{OL} = 2\text{mA}$                   |        |       | 0.45 | V             |
| $V_{OL1}$         | Low-level output voltage (RD, WR, PSEN, ALE)            | $I_{OL} = 1.8\text{mA}$                 |        |       | 0.45 | V             |
| $V_{OL2}$         | Low-level output voltage (PROG)                         | $I_{OL} = 1\text{mA}$                   |        |       | 0.45 | V             |
| $V_{OL3}$         | Low-level output voltage (for other outputs)            | $I_{OL} = 1.6\text{mA}$                 |        |       | 0.45 | V             |
| $V_{OH}$          | High-level output voltage (BUS)                         | $I_{OH} = -400\text{\mu A}$             | 2.4    |       |      | V             |
| $V_{OH1}$         | High-level output voltage (RD, WR, PSEN, ALE)           | $I_{OH} = -100\text{\mu A}$             | 2.4    |       |      | V             |
| $V_{OH2}$         | High-level output voltage (for other outputs)           | $I_{OH} = -40\text{\mu A}$              | 2.4    |       |      | V             |
| $I_I$             | Input leak current ( $T_1$ , INT)                       | $V_{SS} \leq V_{IN} \leq V_{CC}$        | -10    |       | 10   | $\mu\text{A}$ |
| $I_{OZ}$          | Output leak current (BUS, $T_0$ ), high-impedance state | $V_{SS} + 0.45 \leq V_{IN} \leq V_{CC}$ | -10    |       | 10   | $\mu\text{A}$ |
| $I_{I1}$          | Input leak current (Port)                               | $V_{SS} + 0.45 \leq V_{IN} \leq V_{CC}$ |        | -0.2  | -0.5 | mA            |
| $I_{I2}$          | Input leak current (RESET, SS)                          | $V_{SS} + 0.45 \leq V_{IN} \leq V_{CC}$ |        | -0.05 |      | mA            |
| $I_{DD}$          | Supply current from $V_{DD}$                            |   |        | 5     | 10   | mA            |
| $I_{DD} + I_{CC}$ | Supply current from $V_{DD}$ and $V_{CC}$               |   |        |       | 90   | mA            |

MITSUBISHI MICROCOMPUTERS  
M5M8050L-XXXP/M5M8040LP

SINGLE-CHIP 8-BIT MICROCOMPUTER

**TIMING REQUIREMENTS** ( $T_a = 0\sim70^\circ C$ ,  $V_{CC} = V_{DD} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted)

| Symbol            | Parameter   | Relationship to cycle time ( $t_c$ ) | Alternative symbol | Limits |     |      | Unit    |
|-------------------|---|--------------------------------------|--------------------|--------|-----|------|---------|
|                   |   |                                      |                    | Min    | Typ | Max  |         |
| $t_c$             | Cycle time  | $1/(f_{XTAL} + 15)$                  | $t_{CY}$           | 2.5    |     | 15   | $\mu s$ |
| $t_h$ (PSEN-D)    | Data hold time after PSEN   | $1/10 \cdot t_c - 30$                | $t_{DR}$           | 0      |     | 220  | ns      |
| $t_h$ (R-D)       | Data hold time after RD   | $1/10 \cdot t_c - 30$                | $t_{DR}$           | 0      |     | 220  | ns      |
| $t_{SU}$ (PSEN-D) | Data setup time after PSEN  | $3/10 \cdot t_c - 200$               | $t_{RD2}$          |        |     | 550  | ns      |
| $t_{SU}$ (R-D)    | Data setup time after RD  | $2/5 \cdot t_c - 200$                | $t_{RD1}$          |        |     | 800  | ns      |
| $t_{SU1}$ (A-D)   | Data setup time after address<br>(external data memory read cycle)    | $7/10 \cdot t_c - 220$               | $t_{AD1}$          |        |     | 1530 | ns      |
| $t_{SU2}$ (A-D)   | Data setup time after address<br>(external program memory read cycle) | $1/2 \cdot t_c - 200$                | $t_{AD2}$          |        |     | 1050 | ns      |
| $t_{SU}$ (PROG-D) | Data setup time after PROG  | $6/10 \cdot t_c - 120$               | $t_{PR}$           |        |     | 1380 | ns      |
| $t_h$ (PROG-D)    | Data hold time after PROG   | $1/10 \cdot t_c$                     | $t_{PF}$           | 0      |     | 250  | ns      |

Note 1 : The input voltage level is  $V_{IL} = 0.45V$  and  $V_{IH} = 2.4V$ .

2 :  $f_{XTAL}$  is the oscillator frequency entered at the crystal input terminals ( $X_1, X_2$ ).

**SWITCHING CHARACTERISTICS** ( $T_a = 0\sim70^\circ C$ ,  $V_{CC} = V_{DD} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted)

| Symbol           | Parameter                                 | Relationship to cycle time ( $t_c$ ) | Alternative symbol | Limits |     |     | Unit |
|------------------|---|--------------------------------------|--------------------|--------|-----|-----|------|
|                  |   |                                      |                    | Min    | Typ | Max |      |
| $t_W$ (ALE)      | ALE pulse width                           | $7/30 \cdot t_c - 170$               | $t_{LL}$           | 410    |     |     | ns   |
| $t_d$ (A-ALE)    | Address to ALE signal delay time          | $2/15 \cdot t_c - 110$               | $t_{AL}$           | 220    |     |     | ns   |
| $t_V$ (ALE-A)    | Address valid time after ALE              | $1/15 \cdot t_c - 40$                | $t_{LA}$           | 120    |     |     | ns   |
| $t_W$ (PSEN)     | PSEN pulse width                          | $2/5 \cdot t_c - 200$                | $t_{CC2}$          | 800    |     |     | ns   |
| $t_W$ (R)        | RD pulse width                            | $1/2 \cdot t_c - 200$                | $t_{CC1}$          | 1050   |     |     | ns   |
| $t_W$ (W)        | WR pulse width                            | $1/2 \cdot t_c - 200$                | $t_{CC1}$          | 1050   |     |     | ns   |
| $t_d$ (Q-W)      | Data to WR signal delay time              | $13/30 \cdot t_c - 200$              | $t_{DW}$           | 880    |     |     | ns   |
| $t_V$ (W-Q)      | Data valid time after WR                  | $1/15 \cdot t_c - 50$                | $t_{WD}$           | 120    |     |     | ns   |
| $t_d$ (A-W)      | Address to WR signal delay time           | $1/3 \cdot t_c - 150$                | $t_{AW}$           | 680    |     |     | ns   |
| $t_d$ (AZ-R)     | Address disable to RD signal delay time   | $2/15 \cdot t_c - 40$                | $t_{AFC1}$         | 290    |     |     | ns   |
| $t_d$ (AZ-W)     | Address disable to WR signal delay time   | $2/15 \cdot t_c - 40$                | $t_{AFC1}$         | 290    |     |     | ns   |
| $t_d$ (AZ-PSEN)  | Address disable to PSEN signal delay time | $1/30 \cdot t_c - 40$                | $t_{AFC2}$         | 40     |     |     | ns   |
| $t_d$ (ALE-R)    | ALE to RD signal delay time               | $1/5 \cdot t_c - 75$                 | $t_{LAFCl}$        | 420    |     |     | ns   |
| $t_d$ (ALE-W)    | ALE to WR signal delay time               | $1/5 \cdot t_c - 75$                 | $t_{LAFCl}$        | 420    |     |     | ns   |
| $t_d$ (ALE-PSEN) | ALE to PSEN signal delay time             | $1/10 \cdot t_c - 75$                | $t_{LAFCl}$        | 170    |     |     | ns   |
| $t_d$ (R-ALE)    | RD to ALE signal delay time               | $1/15 \cdot t_c - 40$                | $t_{CA1}$          | 120    |     |     | ns   |
| $t_d$ (W-ALE)    | WR to ALE signal delay time               | $1/15 \cdot t_c - 40$                | $t_{CA1}$          | 120    |     |     | ns   |
| $t_d$ (PROG-ALE) | PROG to ALE signal delay time             | $1/15 \cdot t_c - 40$                | $t_{CA1}$          | 120    |     |     | ns   |
| $t_d$ (PSEN-ALE) | PSEN to ALE signal delay time             | $4/15 \cdot t_c - 40$                | $t_{CA2}$          | 620    |     |     | ns   |
| $t_d$ (PC-PROG)  | Port control to PROG signal delay time    | $2/15 \cdot t_c - 80$                | $t_{CP}$           | 250    |     |     | ns   |
| $t_V$ (PROG-PC)  | Port control valid time after PROG        | $4/15 \cdot t_c - 200$               | $t_{PC}$           | 460    |     |     | ns   |
| $t_d$ (Q-PROG)   | Data to PROG signal delay time            | $2/5 \cdot t_c - 150$                | $t_{DP}$           | 850    |     |     | ns   |
| $t_V$ (PROG-Q)   | Data valid time after PROG                | $1/10 \cdot t_c - 50$                | $t_{PD}$           | 200    |     |     | ns   |
| $t_W$ (PROGL)    | PROG low-level pulse width                | $7/10 \cdot t_c - 250$               | $t_{PP}$           | 1500   |     |     | ns   |
| $t_d$ (Q-ALE)    | Data to ALE signal delay time             | $4/15 \cdot t_c - 200$               | $t_{PL}$           | 460    |     |     | ns   |
| $t_V$ (ALE-Q)    | Data valid time after ALE                 | $1/10 \cdot t_c - 100$               | $t_{LP}$           | 150    |     |     | ns   |
| $t_d$ (ALE-Q)    | Delay time after ALE                      | $3/10 \cdot t_c + 100$               | $t_{PV}$           |        |     | 850 | ns   |
| $t_W$ ( $t_0$ )  | $t_0$ pulse spacing                       | $3/15 \cdot t_c$                     | $t_{OPRR}$         | 500    |     |     | ns   |

Note 3 : Conditions of measurement: control output  $C_L = 80pF$  data bus output, port output  $C_L = 150pF$ .


4 : Reference levels for input/output voltages are low-level = 0.8V high-level = 2V.

**MITSUBISHI MICROCOMPUTERS**  
**M5M8050L-XXXP/M5M8040LP**


**SINGLE-CHIP 8-BIT MICROCOMPUTER**

## TIMING DIAGRAM


### External Data Memory Read




### External Data Memory Write



### External Program Memory Instruction Fetch



### Port 2



4

**M5M80C49-XXXP/M5M80C39P-6****SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER****DESCRIPTION**


The M5M80C49-XXXP and M5M80C39P-6 are 8-bit parallel microcomputer fabricated on a single chip using silicon gate CMOS technology.

**FEATURES**

- Single 5V power supply
- Instruction cycle ..... 2.5 $\mu$ s (min)
- Basic machine instructions ..... 97
  - 1-byte instructions ..... 69
  - 2-byte instructions ..... 28
- Direct addressing ..... up to 4096 bytes
- Internal ROM (except M5M80C39P-6) ..... 2048 bytes
- Internal RAM ..... 128 bytes
- Built-in timer/event counter ..... 8 bits
- I/O ports ..... 27 lines
- Easily expandable memory and I/O
- Subroutine nesting ..... 8 levels
- External and time/event counter interrupt, 1 level each
- High noise margin
- Low power dissipation modes (Vcc = 5V)
  - Operating ..... 50mW
  - HALT mode ..... 15mW
  - Stand-by ..... 50 $\mu$ W

**APPLICATION**


Control processor for a wide variety of applications

**PIN CONFIGURATION (TOP VIEW)**

Outline 40P4

**FUNCTION**

The M5M80C49-XXXP and M5M80C39P-6 are integrated 8-bit CPU, with memory (ROM, RAM) and timer/event counter all contained on a single chip.

**BLOCK DIAGRAM**

**MITSUBISHI MICROCOMPUTERS**  
**M5M80C49-XXXP/M5M80C39P-6**

**SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER**

**PIN DESCRIPTION**

| Pin              | Name                 | Input or output | Function   |
|------------------|----------------------|-----------------|--|
| $V_{SS}$         | Ground               |                 | Normally connected to ground (0V).   |
| $V_{CC}$         | Main power supply    |                 | Connected to 5V power supply.  |
| STBY             | Standby              | Input           | ①Connected to 5V power supply during normal operation.<br>②Used when entering the standby mode. Power dissipation is reduced by connecting this to 0V.   |
| $T_0$            | Test pin 0           | Input           | ①Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions ( $JT_0/JNT_0$ ).  |
|                  |                      | Output          | ②Used for outputting the internal clock signal (ENT $_0$ CLK).   |
| $X_1, X_2$       | Crystal inputs       | Input           | External crystal oscillator or RC circuit input for generating internal clock signals.<br>An external clock signal can be input through $X_1$ or $X_2$ .   |
| RESET            | Reset                | Input           | Control used to initialize the CPU.  |
| $SS$             | Single step          | Input           | Control signal used in conjunction with ALE to stop the CPU through each instruction, in the single-step mode.   |
| INT              | Interrupt            | Input           | ①Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions ( $JNI$ ).<br>②Used for external interrupt to CPU.   |
| EA               | External access      | Input           | ①Normally maintained at 0V.<br>②When the level is raised to 5V, external memory will be accessed even when the address is less than $400_{16}$ (2048). The M5M80C39P is raised to 5V.  |
| RD               | Read control         | Output          | Read control signal used when the CPU requests data from external data memory or external device to be transferred to the data bus.<br>(MOVX A, @R $_r$ , and INS A, BUS)  |
| PSEN             | Program store enable | Output          | Strobe signal to fetch external program memory.  |
| WR               | Write control        | Output          | Write control signal used when the CPU sends data through the data bus to external data memory or external device.<br>(MOVX @R $_r$ , A and OUTL BUS, A)   |
| ALE              | Address latch enable | Output          | A signal used for latching the address on the data bus. An ALE signal occurs once during each cycle.   |
| $D_0 \sim D_7$   | Data bus             | Input/output    | ①Provides true bidirectional bus transfer of instructions and data between the CPU and external memory. Synchronizing is done with signals RD/WR. The output data is latched.<br>②When using external program memory, the output of the low-order 8 bits of the program counter are synchronized with ALE. After that, the transfer of the instruction code or data from the external program memory is synchronized with PSEN.<br>③The output of addresses for data using the external data memory is synchronized with ALE. After that, the transfer of data with the external data memory is synchronized with RD/WR.<br>(MOVX A, @R $_r$ , and MOVX @R $_r$ , A) |
| $P2_0 \sim P2_7$ | Port 2               | Input/output    | ①Quasi-bidirectional port. When used as an input port, FF $_{16}$ must first be output to this port. After reset, when not used as an output port, nothing needs to be output.   |
|                  |                      | Output          | ②P $_{2_0} \sim P_{2_3}$ output high-order 4 bits of the program counter when using external program memory.   |
|                  |                      | Input/output    | ③P $_{2_0} \sim P_{2_3}$ serve as a 4-bit I/O expander bus for the M5M82C43P.  |
| PROG             | Program              | Output          | Strobe signal for M5M82C43P I/O expander.  |
| $P1_0 \sim P1_7$ | Port 1               | Input/output    | Quasi-bidirectional port. When used as an input port, FF $_{16}$ must first be output to this port. After reset, when not used as an output port, nothing needs to be output.  |
| $T_1$            | Test pin 1           | Input           | ①Control signal from an external source for conditional jumping in a program. Jumping is dependent on external conditions ( $JT_1/JNT_1$ ).<br>②When enabled, event signals are transferred to the timer/event counter (STRT CNT).   |

MITSUBISHI MICROCOMPUTERS  
**M5M80C49-XXXP/M5M80C39P-6**

**SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER**

**ABSOLUTE MAXIMUM RATINGS**

| Symbol           | Parameter                            | Conditions           | Limits                                    | Unit |
|------------------|--------------------------------------|----------------------|---|------|
| V <sub>CC</sub>  | Supply voltage                       |                      | V <sub>SS</sub> -0.3~7                    | V    |
| V <sub>I</sub>   | Input voltage                        |                      | V <sub>SS</sub> -0.3~V <sub>CC</sub> +0.3 | V    |
| V <sub>O</sub>   | Output voltage                       |                      | V <sub>SS</sub> -0.3~V <sub>CC</sub> +0.3 | V    |
| P <sub>d</sub>   | Power dissipation                    | T <sub>a</sub> =25°C | 1.5                                       | W    |
| T <sub>opr</sub> | Operating free-air temperature range |                      | -40~85                                    | °C   |
| T <sub>stg</sub> | Storage temperature range            |                      | -65~150                                   | °C   |

**RECOMMENDED OPERATING CONDITIONS** (T<sub>a</sub>=-40~85°C, unless otherwise noted)

| Symbol           | Parameter   | Limits              |     |                     | Unit |
|------------------|---|---------------------|-----|---------------------|------|
|                  |   | Min                 | Typ | Max                 |      |
| V <sub>CC</sub>  | Supply voltage  | 4.5                 | 5   | 5.5                 | V    |
| V <sub>SS</sub>  | Supply voltage  |                     | 0   |                     | V    |
| V <sub>IH1</sub> | High-level input voltage, except EA, <u>RESET</u> , X <sub>1</sub> , X <sub>2</sub> | 0.7×V <sub>CC</sub> |     | V <sub>CC</sub>     | V    |
| V <sub>IH2</sub> | High-level input voltage, EA, <u>RESET</u> , X <sub>1</sub> , X <sub>2</sub>        | 0.8×V <sub>CC</sub> |     | V <sub>CC</sub>     | V    |
| V <sub>IL</sub>  | Low-level input voltage, except EA, <u>RESET</u> , X <sub>1</sub> , X <sub>2</sub>  | V <sub>SS</sub>     |     | 0.3×V <sub>CC</sub> | V    |
| V <sub>IL</sub>  | Low-level input voltage, EA, <u>RESET</u> , X <sub>1</sub> , X <sub>2</sub>         | V <sub>SS</sub>     |     | 0.2×V <sub>CC</sub> | V    |

**ELECTRICAL CHARACTERISTICS** (T<sub>a</sub>=-40~85°C, V<sub>CC</sub>=5V±10%, V<sub>SS</sub>=0V, unless otherwise noted)

| Symbol               | Parameter   | Test conditions                                   | Limits               |     |      | Unit |
|----------------------|---|---|----------------------|-----|------|------|
|                      |   |   | Min                  | Typ | Max  |      |
| V <sub>OL</sub>      | Low-level output voltage  | I <sub>OL</sub> =2mA                              |                      |     | 0.45 | V    |
| V <sub>OH1</sub>     | High-level output voltage, except P <sub>10</sub> ~P <sub>17</sub> , P <sub>20</sub> ~P <sub>27</sub> | I <sub>OH</sub> =-400μA                           | 0.75×V <sub>CC</sub> |     |      | V    |
| V <sub>OH2</sub>     | High-level output voltage, P <sub>10</sub> ~P <sub>17</sub> , P <sub>20</sub> ~P <sub>27</sub>        | I <sub>OH</sub> =-1μA                             | 0.75×V <sub>CC</sub> |     |      | V    |
| I <sub>I</sub>       | Input current, T <sub>1</sub> , INT, SS, EA, STBY   | V <sub>SS</sub> ≤V <sub>IN</sub> ≤V <sub>CC</sub> | -10                  |     | 10   | μA   |
| I <sub>OZ</sub>      | Output current, BUS, T <sub>0</sub> , high impedance state  | V <sub>SS</sub> ≤V <sub>IN</sub> ≤V <sub>CC</sub> | -10                  |     | 10   | μA   |
| I <sub>IL1</sub>     | Input current during low level, Port  | V <sub>IL</sub> =V <sub>SS</sub>                  |                      | -50 |      | μA   |
| I <sub>IL2</sub>     | Input current during low level, <u>RESET</u>  | V <sub>IL</sub> =V <sub>SS</sub>                  |                      | -50 |      | μA   |
| I <sub>CC</sub>      | Supply current  | at 6MHz   |                      |     | 10   | mA   |
| I <sub>CC</sub>      | Supply current during HALT  | at 6MHz (Note 1)                                  |                      |     | 3    | mA   |
| I <sub>CC</sub>      | Supply current during STAND BY  | (Note 1)  |                      |     | 10   | μA   |
| V <sub>CC(STB)</sub> | Stand by power supply voltage   |   |                      | 2   |      | V    |

Note 1. BUS, T<sub>0</sub>, T<sub>1</sub>, EA, SS, STBY, RESET, INT=V<sub>CC</sub> or V<sub>SS</sub>

**TIMING REQUIREMENT** (T<sub>a</sub>=-40~85°C, V<sub>CC</sub>=5V±10%, V<sub>SS</sub>=0V, unless otherwise noted)

| Symbol                  | Parameter                         | Alternative symbol | Limits |     |     | Unit |
|-------------------------|-----------------------------------|--------------------|--------|-----|-----|------|
|                         |                                   |                    | Min    | Typ | Max |      |
| t <sub>C</sub>          | Cycle time                        | t <sub>CY</sub>    | 2.5    |     | 15  | μs   |
| t <sub>h(PSEN-D)</sub>  | Data hold time after <u>PSEN</u>  | t <sub>DR</sub>    | 0      |     | 200 | ns   |
| t <sub>h(R-D)</sub>     | Data hold time after RD           | t <sub>DR</sub>    | 0      |     | 200 | ns   |
| t <sub>su(PSEN-D)</sub> | Data setup time after <u>PSEN</u> | t <sub>RD</sub>    |        |     | 500 | ns   |
| t <sub>su(R-D)</sub>    | Data setup time after RD          | t <sub>RD</sub>    |        |     | 500 | ns   |
| t <sub>su(A-D)</sub>    | Data setup time after ADDRESS     | t <sub>AD</sub>    |        |     | 950 | ns   |
| t <sub>su(PROG-D)</sub> | Data setup time after PROG        | t <sub>PR</sub>    |        |     | 810 | ns   |
| t <sub>h(PROG-D)</sub>  | Data hold time after PROG         | t <sub>PF</sub>    | 0      |     | 150 | ns   |


**MITSUBISHI MICROCOMPUTERS**  
**M5M80C49-XXXP/M5M80C39P-6**

**SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER**

**SWITCHING CHARACTERISTICS** ( $T_a = -40 \sim 85^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ ,  $V_{SS} = 0\text{V}$ , unless otherwise noted)

| Symbol                | Parameter                                   | Alternative symbol | Limits |     |     | Unit |
|-----------------------|---|--------------------|--------|-----|-----|------|
|                       |   |                    | Min    | Typ | Max |      |
| $t_W(\text{ALE})$     | ALE pulse width                             | $t_{LL}$           | 400    |     |     | ns   |
| $t_d(\text{A-ALE})$   | Delay time, address to ALE signal           | $t_{AL}$           | 150    |     |     | ns   |
| $t_V(\text{ALE-A})$   | Address valid time after ALE                | $t_{LA}$           | 80     |     |     | ns   |
| $t_W(\text{PSEN})$    | PSEN pulse width                            | $t_{CC}$           | 700    |     |     | ns   |
| $t_W(\text{R})$       | RD pulse width                              | $t_{CC}$           | 700    |     |     | ns   |
| $t_W(\text{W})$       | WR pulse width                              | $t_{CC}$           | 700    |     |     | ns   |
| $t_d(\text{Q-W})$     | Delay time, data to WR signal               | $t_{DW}$           | 500    |     |     | ns   |
| $t_V(\text{W-Q})$     | Data valid time after WR                    | $t_{WD}$           | 120    |     |     | ns   |
| $t_d(\text{A-W})$     | Delay time, address to WR signal            | $t_{AW}$           | 230    |     |     | ns   |
| $t_d(\text{AZ-R})$    | Delay time address floating to RD signal    | $t_{AFC}$          | 0      |     |     | ns   |
| $t_d(\text{AZ-PSEN})$ | Delay time, address floating to PSEN signal | $t_{AFC}$          | 0      |     |     | ns   |
| $t_d(\text{PC-PROG})$ | Delay time, port control to PROG signal     | $t_{CP}$           | 110    |     |     | ns   |
| $t_V(\text{PROG-PC})$ | Port control valid time after PROG          | $t_{PC}$           | 140    |     |     | ns   |
| $t_d(\text{Q-PROG})$  | Delay time, data to PROG signal             | $t_{DP}$           | 220    |     |     | ns   |
| $t_V(\text{PROG-Q})$  | Data valid time after PROG                  | $t_{PD}$           | 65     |     |     | ns   |
| $t_W(\text{PROGL})$   | PROG low pulse width                        | $t_{PP}$           | 1510   |     |     | ns   |
| $t_d(\text{Q-ALE})$   | Data time data to ALE                       | $t_{PL}$           | 400    |     |     | ns   |
| $t_V(\text{ALE-Q})$   | Data valid time after ALE                   | $t_{LP}$           | 100    |     |     | ns   |


Note: Conditions of measurement: control output  $C_L = 80\text{pF}$   
 data bus output, port output  $C_L = 150\text{pF}$   $t_c = 2.5\mu\text{s}$




4

### TIMING DIAGRAM


#### Read from External Data Memory




#### Write to External Data Memory



#### Instruction Fetch from External Program Memory



#### Port 2



MITSUBISHI MICROCOMPUTERS  
**M5M80C49-XXXP/M5M80C39P-6**

**SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER**

### Low power dissipation mode


#### (1) HALT mode

It will be in HALT mode when HALT instruction is executed and program execution is stopped. In HALT mode, only the basic clock operates and the others are all in the halt state. MCU keeps the contents of the registers in the state before the execution of HALT instructions.

The pin conditions are shown below.

**Table 1**

| Pin                   | Conditions  |
|-----------------------|---|
| Data bus              | Output mode : Data output<br>Input mode : High impedance<br>(Input mode for M5M80C39P-6)  |
| Ports 1, 2            | Port data output  |
| ALE                   | L   |
| PSEN, RD<br>WR, PROG  | H   |
| T <sub>φ</sub>        | Provided clock is continued   |
| T1<br>(counter input) | The first pulse input is effective.<br>After the reset of Halt mode, the count continues. |
| (Timer)               | Halt  |



**Fig. 1** Counter operation in the HALT mode

The HALT mode can be cleared by the following 2 methods

#### (i) By RESET input

When RESET input goes "L", an internal state is initialized as same as the normal reset operation, and the program starts from address 0.

#### (ii) By INT input

When INT input goes "L", and if it is in the interrupt enable state, the interrupt sequence will start after executing the 2nd instruction following HALT instructions.


If the interrupt disable state, the program execution starts from the next address to HALT instructions.

#### (2) Standby mode

It will be in Standby mode when STBY input goes "L" after setting RESET input to "L". In standby mode, all operations including clock stop, and only the contents of the built-in RAM are maintained. For the standby mode reset, let STBY pin "H", Keeping RESET input low, and then let RESET input input "H". After that the internal state is initialized and program execution starts from address 0.

Control method of standby mode (Example)

Place the capacitor to RESET pin, as shown in Fig 2, in order to make the standby mode control easier, so that the standby mode can be controlled by only controlling STBY pin.



**Fig. 2** Control circuit example for standby mode

---

## MELPS 8-41 SLAVE MICROCOMPUTERS

---



# MELPS 8-41 SLAVE MICROCOMPUTERS

## FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS

### DESCRIPTION


The MELPS 8-41 family is a general-purpose 8-bit CPU peripheral LSI microcomputer series configured internally with a CPU, RAM, ROM, I/O ports, timer and other functions. These microcomputers function independently of external connections but since they operate based on the instructions from the CPU (master CPU) that employs these LSIs as the peripheral LSIs, they are known as slave microcomputers.

Data is passed to and from the master CPU and slave microcomputers asynchronously through the buffer registers built into the MELPS 8-41 and therefore, when seen from the master CPU side, the LSI can be treated in every way like an ordinary peripheral LSI. Since the MELPS 8-41 has a built-in microcomputer, its functions can be changed easily simply by altering the program of the internal ROM.

### MELPS 8-41 SLAVE MICROCOMPUTER FAMILY

| Type name     | Input clock<br>(MHz) | Capacity       |                |                | Technology used |
|---------------|----------------------|----------------|----------------|----------------|-----------------|
|               |                      | ROM<br>(bytes) | RAM<br>(bytes) | I/O<br>(ports) |                 |
| M5L8041A-XXXP | 6                    | 1024           | 64             | 18             | ED NMOS         |
| M5L8042-XXXP  | 12                   | 2048           | 128            | 18             | ED NMOS         |

### BLOCK DIAGRAM OF MELPS 8-41



Note 1 : The M5L8042-XXXP has a 2048-word X 8-bit ROM.

2 : The M5L8042-XXXP has a 128-word X 8-bit RAM.

**MELPS 8-41 SLAVE MICROCOMPUTERS****FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS****BASIC FUNCTION BLOCKS****Program Memory (ROM)**

The M5L8041A-XXXP contains a 1042-byte ROM while the M5L8042-XXXP has a built-in 2048-byte ROM. The program for the user application is stored in this ROM. Addresses 0, 3 and 7 of the ROM are reserved for special functions. Table 1 shows the meaning and functions of these special addresses.

**Table 1 Reserved, defined addresses and their meanings and functions**

| Address | Meaning and function   |
|---------|--|
| 0       | The first instruction executed after a system reset.   |
| 3       | The first instruction executed after an external interrupt is accepted.                                |
| 7       | The first instruction executed after a timer interrupt, based on the timer/event counter, is accepted. |


**Data Memory (RAM)**

The M5L8041A-XXXP has a built-in 64-byte (128 bytes for M5L8042-XXXP) RAM. The RAM is used for data storage and manipulation and it is divided into sections for more efficient processing. Addresses 0~7 and 24~31 form two banks of general-purpose registers that can be directly addressed. Addresses 0~7 compose bank 0 and are numbered R<sub>0</sub>~R<sub>7</sub>. Addresses 24~31 compose bank 1 and are also numbered R<sub>0</sub>~R<sub>7</sub>. Only one bank is active at a time. The instructions SEL RB0 and SEL RB1 are used to select the working bank. Fig. 1 shows the division of the RAM and its mapping. The remaining sections, addresses 32 and above, must be accessed indirectly using the general-purpose registers R<sub>0</sub> or R<sub>1</sub>. Of course, all addresses can be indirectly accessed using the general-purpose registers R<sub>0</sub> and R<sub>1</sub>.

A good practice to simplify programming is to reserve general-purpose register bank 0 for use of the main program and register bank 1 for interrupt programs. For example, if register bank 0 (addresses 0~7) is reserved for processing data by the main program, when an interrupt is accepted, the first instruction would be to switch the working registers from bank 0 to bank 1. This saves the data of the main program (addresses 0~7). The interrupt program can then freely use register bank 1 (addresses 24~31) without destroying or altering data of the main program. When the interrupt processing is complete and control is returned to the main program by the RETR instruction, register bank 0 (in this example) is automatically restored as the working register bank at the same time the main program counter is restored.

Addresses 8~23 comprise an 8-level program counter stack. More information on using the stack is found in the section on the program counter and stack and so reference should be made here for further details.

The general-purpose registers and program counter stack sections may be used in exactly the same way as the other RAM sections.



**Fig.1 Data memory (RAM)**

Note 3 : The corresponding address is 127 for the M5L8042-XXXP.

4 : The corresponding capacity is 96 X 8 for the M5L8042-XXXP.

MITSUBISHI MICROCOMPUTERS

# MELPS 8-41 SLAVE MICROCOMPUTERS

## FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS

### Program Counter (PC) and Stack (SK)

The M5L8041A-XXXP has a 10-bit (11 bits for the M5L8042-XXXP) program counter which is illustrated in Fig. 2.

When an interrupt or a subroutine call has occurred, the program currently being executed is interrupted and the execution flow transfers to the interrupt program or subroutine. When such a condition has been encountered, the value currently stored in the program counter is saved for use when restarting execution of the original program flow. The place where these program counter values are stored is the program counter stack. In addition to the program counter, the high-order 4 bits of the PSW (program status word), which will be described later, are saved in the stack. Addresses 8~23 of the RAM are used for this purpose. 10 bits (or 11 bits for the M5L8042-XXXP) for the PC and 4 bits for the PSW are saved. Therefore, a RAM capacity of 2 bytes (16 bits) is used for each time. This means that it is possible to use the program counter stack with the RAM 8~23 addresses to store both the PSW and program counter on top of each other up to 8 levels. This situation is indicated in Fig. 3.

The 3-bit stack pointer indicates at which level data is being stored in the stack. The stack pointer is also a part of the PSW but it is not stored in the program counter stack. It is automatically incremented by 1 whenever the program counter and PSW are stored in the program counter stack while, conversely, it is decremented by 1 every time stored values are taken out. The stack pointer always shows the position of the program counter stack which is used as the next storage place. Consequently, when a return is made from a subroutine (using the RET or RETR instruction), the stack pointer is first decremented by 1 and then the contents of the program counter stack indicated by the stack pointer are transferred to the program counter.




Fig.2 Program counter

Note 5 : PC<sub>10</sub> for M5L8042-XXXP

| Stack pointer  |                |                | RAM register number<br>(Data memory address) |  |  |  |  |  |  |                         |
|----------------|----------------|----------------|--|--|--|--|--|--|--|-------------------------|
| S <sub>2</sub> | S <sub>1</sub> | S <sub>0</sub> |  |  |  |  |  |  |  |                         |
| 1              | 1              | 1              |  |  |  |  |  |  |  | R <sub>23</sub>         |
| 1              | 1              | 0              |  |  |  |  |  |  |  | R <sub>22</sub>         |
| 1              | 0              | 1              |  |  |  |  |  |  |  | R <sub>21</sub>         |
| 1              | 0              | 0              |  |  |  |  |  |  |  | R <sub>20</sub>         |
| 0              | 1              | 1              |  |  |  |  |  |  |  | R <sub>19</sub>         |
| 0              | 1              | 0              |  |  |  |  |  |  |  | R <sub>18</sub>         |
| 0              | 0              | 1              |  |  |  |  |  |  |  | R <sub>17</sub>         |
| 0              | 0              | 0              |  |  |  |  |  |  |  | R <sub>16</sub>         |
|                |                |                |  |  |  |  |  |  |  | R <sub>15</sub>         |
|                |                |                |  |  |  |  |  |  |  | R <sub>14</sub>         |
|                |                |                |  |  |  |  |  |  |  | R <sub>13</sub>         |
|                |                |                |  |  |  |  |  |  |  | R <sub>12</sub>         |
|                |                |                |  |  |  |  |  |  |  | R <sub>11</sub>         |
|                |                |                |  |  |  |  |  |  |  | R <sub>10</sub>         |
|                |                |                |  |  |  |  |  |  |  | R <sub>9</sub> (Note 6) |
|                |                |                |  |  |  |  |  |  |  | R <sub>8</sub>          |
|                |                |                |  |  |  |  |  |  |  | MSB      LSB            |

Fig.3 Relationship between program counter stack and stack pointer

Note 6 : PC<sub>8</sub>~PC<sub>10</sub> for M5L8042-XXXP

**MELPS 8-41 SLAVE MICROCOMPUTERS****FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS****Program Status Word (PSW)**

The PSW (program status word) is stored in 8 bits in the register storage. The configuration is shown in Fig. 4. The high-order 4 bits of the PSW are stored in the stack, along with the PC, when an interrupt is accepted or a subroutine call executed. When control is returned to the main program by RETR, both the PC and the high-order 4 bits of PSW are restored. When control is returned by RET, only the PC is restored, so care must be taken to ensure that the contents of the PSW are not unintentionally changed.

The order and meaning of the 8 PSW bits are given below.

- Bit 0~Bit 2 : Stack pointer ( $S_0, S_1, S_2$ )
- Bit 3 : Not used
- Bit 4 : Working register bank indicator
  - 0 = Bank 0
  - 1 = Bank 1
- Bit 5 : Flag 0 (value is set by user and can be tested with JFO conditional jump instruction.)
- Bit 6 : Auxiliary carry bit (AC). It is set/reset by the ADD and ADDC instructions and used by the DAA decimal compensation instruction.
- Bit 7 : Carry bit (CY). This indicates an overflow after an arithmetic or logic operation.

High-order 4 bits are stored along with PC in stack.

|    |    |       |    |   |       |       |       |
|----|----|-------|----|---|-------|-------|-------|
| CY | AC | $F_0$ | BS | 1 | $S_2$ | $S_1$ | $S_0$ |
|----|----|-------|----|---|-------|-------|-------|

CY : Carry

AC : Auxiliary carry (carry from low-order 4 bits of ALU)

$F_0$  : Flag 0

BS : Working register bank indicator

$S_2$   
 $S_1$   
 $S_0$  } Stack pointer

Fig.4 Program status word

**I/O Ports**

The MELPS 8-41 has two 8-bit ports, called port 1 and port 2.

- (1) Port 1 and port 2

Ports 1 and 2 are both 8-bit ports with identical properties. The output data of these ports are retained and do not change until another output is loaded into them. When used as inputs, the input data is not retained so the input signals must be maintained until an input instruction is executed and completed.

Ports 1 and 2 are so-called quasi-bidirectional ports which have a special circuit configuration to accomplish this purpose. All the pins of the ports can be used for input or for output.




Fig.5 I/O port 1 and 2 circuit

The special circuit is shown in Fig. 5. Internal on-chip pull-up resistors are provided for all the ports for pull-up to 5V. The current required for setting the TTL signal high can be supplied through these pull-up resistors. In addition, the level can be pulled low by the standard TTL output. This means that any pin can be used for both input and output.

To shorten the switching time from a low level to high level, when 1's are output, a device with a relatively low impedance is turned on for a short time (approx. 500ns when a 6MHz crystal oscillator is used).

To use a particular port pin as an input, a logic "1" must first be written to that pin. After resetting, a port is set to an input port and remains in this state.

Therefore, it is not necessary to output all 1's if it is to be used for input. In short, a port being used for output must output 1's before it can be used for input.

**MITSUBISHI MICROCOMPUTERS**  
**MELPS 8-41 SLAVE MICROCOMPUTERS**

**FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS**

The individual terminals of the quasi-bidirectional ports can be used for input or output. Some terminals, therefore, can be in the input mode while the remaining terminals of a port are in the output mode. This capability of ports 1 and 2 is convenient for inputting or outputting 1-bit data with few bits. The logical instructions ANL and ORL can easily be used to manipulate the input or output of these ports.

(2) Data bus

The data bus ( $DQ_0 \sim DQ_7$ ) handles the data, commands and statuses between the master CPU and MELPS 8-41. It is controlled by the following 4 control signals. Table 2 shows the relationship between the control signals and the data bus.

$A_0$  : Address input indicating data/command bus buffer registers and status register

$\bar{R}$  : Read input

$\bar{W}$  : Write input

$S$  : Chip select input

Table 2 Control signals and data bus

| S | R | W | $A_0$ | Data bus mode  | Data on data bus      |
|---|---|---|-------|----------------|-----------------------|
| 0 | 0 | 1 | 0     | Read           | Data                  |
| 0 | 0 | 1 | 1     | Read           | Status                |
| 0 | 1 | 0 | 0     | Write          | Data                  |
| 0 | 1 | 0 | 1     | Write          | Command ( $F_1 = 1$ ) |
| 1 | X | X | X     | High impedance | —                     |

The internal configuration of the data bus is shown in Fig. 7. The functions of the 3 registers indicated (status register, output data bus buffer register and input data/command bus buffer register) are now described in detail.




Fig.6 Internal configuration of data bus control




Fig.7 Internal configuration of data bus

● Status register

The status register is configured with 8 bits and the high-order 4 bits ( $ST_4 \sim ST_7$ ) can be set as required with a software ( $MOV STS, A$ ) instruction. The low-order 4 bits (OBF, IBF,  $F_0$ ,  $F_1$ ) are set as follows:

OBF (output buffer full)

The OBF flag is automatically set to "1" when the output instruction ( $OUT DBB, A$ ) is executed inside the MELPS 8-41 and it is cleared when the contents of the output data bus buffer are read by the master CPU.

IBF (input buffer full)

The IBF flag is automatically set to "1" when the data or commands are written into the input data/command bus buffer by the master CPU and it is cleared when the input instruction ( $IN A, DBB$ ) is executed inside the MELPS 8-41.

$F_0$  (flag 0)

The  $F_0$  flag is set by the flag setting instructions ( $CPL F_0$ ,  $CLR F_0$ ) and it is used to inform the master CPU of the internal state of the MELPS 8-41.

**MELPS 8-41 SLAVE MICROCOMPUTERS****FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS****F<sub>1</sub> (flag 1)**

When the data or command is input into the input data/command bus buffer by the master CPU, the F<sub>1</sub> flag is set to the condition of the A<sub>0</sub> input.

The F<sub>1</sub> flag is also set by the flag setting instructions (CPL F<sub>1</sub>, CLR F<sub>1</sub>).

- Output Data Bus Buffer Register

The accumulator (A) contents are transferred to the DBB (0) output data bus buffer register by the OUT DBB, A instruction. Since the OBF flag is set at this time, the master CPU can judge whether the data has been transferred to the register by confirming the state of the OBF flag.

- Input Data/Command Bus Buffer (DBB(1)) Register

When the write request (W=0) is generated from the master CPU, the data on the data bus is transferred to the DBB (1) input data/command bus buffer register. Since the IBF flag is set at this time, it is possible to judge whether the data or command has been transferred inside the MELPS 8-41 by confirming the state of this flag.

**Conditional Jumps Using Pins T<sub>0</sub>, T<sub>1</sub> and Flags IBF, OBF**

The conditional jump instructions are used to alter programs, depending on the internal and external conditions (states) of the CPU. Details of the jump instructions can be found in the section on machine instructions.

The input signal status of pins T<sub>0</sub> and T<sub>1</sub>, and the states of the IBF and OBF flags can be checked by the conditional jump instructions. These input pins, through conditional jump instructions such as JTO and JNTO, can be used to control a program. This means that programs and processing time can be reduced by being able to test data in the input pin rather than reading the data into a accumulator and then testing it.

Pin T<sub>1</sub> has other functions and uses which are not related to conditional jump instructions. Details of these other functions and uses can be found on the section dealing with pin functions.

**Interrupt**

The CPU recognizes an external interrupt by a low-level signal at the S and W pins. When such an interrupt is accepted, the external interrupt pending flip-flop and IBF flag are set.

Interrupt requests are sampled between the SYNC signal outputs of every machine cycle. When a request is recognized, then as soon as the instruction being executed is terminated, a subroutine call is made to address 3 of the program memory. As with ordinary subroutine calls, the program counter and program status word (PSW) are saved in the program counter stack.

The unconditional jump instructions for enabling a jump to be made to the address where the ordinary interrupt processing program is stored are contained in address 3 of the program memory.

The interrupt level is one so that the next interrupt cannot be accepted until the current interrupt processing has been completed. The RETR instruction terminates the interrupt processing. That is to say, the next interrupt cannot be accepted until the RETR instruction is executed. The next interrupt can be accepted at the start of the second cycle of the RETR instruction (2-cycle instruction). Timer/event counter overflow which causes an interrupt request will also not be accepted.

Priority is given to the external interrupt when both an external interrupt and timer interrupt have been generated at the same time.




Fig.8 Interrupt control section configuration

**MITSUBISHI MICROCOMPUTERS**  
**MELPS 8-41 SLAVE MICROCOMPUTERS**

**FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS**

**Table 3 Acceptance of interrupts**

| Item   | Conditions                              |                                     | Execution details   |
|--|---|-------------------------------------|---|
| Internal interrupt                                     | When TCNTF<br>(timer INT enable FF) = 1 | No external interrupt               | Interrupt is executed and call is made to address 7.      |
|  |   | During external interrupt execution | Interrupt is held.  |
| External interrupt                                     | When TCNTF<br>(timer INT enable FF) = 0 |                                     | Interrupt is not executed or held.<br>TF (Timer flag) ← 1 |
|  | When<br>(external INT enable FF) = 1    | No timer interrupt                  | Interrupt is executed and call is made to address 3.      |
|  |   | During timer interrupt execution    |   |
| Timer and external interrupts generated simultaneously | When (external INT enable FF) = 0       |                                     | Interrupt is not executed but held.                       |
|  | Combination is same as conditions above |                                     | External interrupt takes priority and is executed.        |

When a second level of external interrupt is required, the timer interrupt, if not being used, can provide this. This is done by enabling the timer/event counter interrupt and setting the timer/event counter to  $FF_{16}$ . The CPU is placed in the event counter mode. The interrupt is then generated in address 7 by setting the  $T_1$  input from the external source from the high to low level.

The IBF flag can be tested using a conditional jump instruction. For further details, check the section on the conditional jump instructions, pins  $T_0$  and  $T_1$ , and the IBF and OBF flags.

### Timer / Event Counter

The timer/event counter for the MELPS 8-41 is an 8-bit counter, that is used to measure time delays or count external events but not both. The same counter is used to measure time delays or count external events simply by changing the input to the counter.

The counter can be initialized by executing an MOV T, A instruction. The value of the counter can be read for checking by executing the MOV A, T instruction. Reset will stop the counting but the counter is not cleared, thus enabling counting to be resumed.

The largest number the counter can contain is  $FF_{16}$ . If it is incremented by 1 when it contains  $FF_{16}$ , the counter will be reset to  $00_{16}$ , the overflow flag is set and a timer interrupt request is issued. The timer flag can be checked using the JTF conditional branch instruction, and it is cleared by executing the JTF instruction or by resetting the system. When the timer interrupt is accepted, a subroutine call is made to address 7 of the program memory.

When both a timer and external interrupt request are generated at the same time, the external interrupt is given priority and will be accepted first by automatically calling to address 3 of the program memory. The timer interrupt request is kept and will be processed when the external interrupt has been completed and a RETR instruction is executed. A latched timer interrupt request is cancelled when a timer interrupt request is generated. The STRT CNT instruction is used to change the counter to an event counter. Then the pin  $T_1$  signal becomes the input to the event counter and events are counted up at the  $T_1$  fall. The maximum rate that can be counted is one time in 3 machine cycles ( $7.5\mu s$  when using a 6MHz crystal). The high-level at  $T_1$  must be maintained at least  $\frac{1}{3}$  of the cycle time (500ns with a 6MHz crystal).

The STRT T instruction is used to change the counter to a timer. The internal clock signal becomes the input to the timer. The internal clock is  $\frac{1}{32}$  of 400kHz (with a 6MHz crystal) or 12.5kHz (see Fig. 9). The timer is therefore counted up every  $80\mu s$ . The counter can be initialized by executing an MOV T, A instruction. Delay times varying from  $80\mu s$  to 20ms (256 count) can be obtained by detecting the counter overflows. Even times of more than 20ms can be achieved by counting the number of overflows using the program.

A resolution of less than  $80\mu s$  can be obtained in the event counter mode by supplying an external clock to pin  $T_1$ . It is also possible to supply every third (or more) prescaled ALE signal to pin  $T_1$  instead of an external clock.


**MELPS 8-41 SLAVE MICROCOMPUTERS****FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS**

Fig.9 Timer/event counter configuration

**Cycle Timing**

The output of the state counter is  $\frac{1}{3}$  the input frequency from the oscillator, and a CLK signal is produced which determines the times of each machine state (see Fig. 10). During the cycle count the CLK signal is prescaled by  $\frac{1}{5}$  and a machine cycle containing 5 states is produced. The MELPS 8-41 instructions are executed in one or two machine cycles. Fig. 12 shows the internal operation with an instruction formed from one machine cycle.




Fig.12 Instruction execution timing

**Reset**

The RESET pin is for resetting the CPU. A Schmitt trigger circuit along with a pull-up resistor are connected to it on the chip. A sufficiently long pulse can be obtained for resetting by attaching  $1\mu F$  capacitor as shown in Fig. 13. An external reset pulse applied at RESET must remain at the low level for at least 10ms after the power has been turned on and after it has reached its normal level.

The reset function causes the following initialization within the CPU.

- (1) The program counter is reset to 0.
- (2) The stack pointer is reset to 0.
- (3) The register bank 0 is selected.
- (4) Ports 1 and 2 are reset to the input mode.
- (5) External and timer interrupts are reset to disable state.
- (6) Timer is stopped.
- (7) Timer flag is cleared.
- (8) Flags F<sub>0</sub> and F<sub>1</sub> are cleared.




Fig.10 Clock generator circuit




Fig.11 Clock and generated cycle signals




Fig.13 Example of reset circuit

**MELPS 8-41 SLAVE MICROCOMPUTERS****FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS****Single-Step Operation**

The MELPS 8-41 is provided with an SS pin for facilitating single-step operation where the CPU stops after the execution of each instruction is completed. The user can use this to trace the flow of the program, instruction by instruction, and find this to be an aid in program debugging.

SS is used in synchronization with the timing of the SYNC signal output from the CPU. Fig. 14 shows the circuit used for single-step operation and the timing involved.




Fig.14 Single-step operation circuit and timing

A type D flip-flop with preset and reset pins is used to generate the signal for SS.

When the preset pin is kept low, SS goes to the high level, which puts the CPU in the run mode.

For single-step operation the preset pin is switched to the high level and SS to the low level. While SS is low, the CPU stops. To restart the CPU, a pulse is supplied to the clock pin on the type D flip-flop. This sets SS to the high level, and the CPU fetches the next instruction and begins to execute it. Once the CPU starts the execution, the SYNC signal connected to the reset pin of the type D flip-flop is low and so SS also goes low. As soon as the CPU finishes executing the instruction, it is again stopped by SS going to the low level.




Fig.15 CPU operation in single-step mode

Fig.15 shows the operation of the CPU in the single-step mode.

**Central Processing Unit (CPU)**

The CPU is composed of an 8-bit parallel arithmetic unit, accumulator, flag flip-flop and instruction decoder. The 8-bit parallel arithmetic unit has circuit to perform the four basic arithmetic operations (addition, subtraction, multiplication and division) as well as logical operations such as AND and OR. The carry, zero and other states generated by these operations are set in the flag flip-flop. The accumulator supplies the operands (HIENZANSUU) to the arithmetic circuit, receives the results from the same circuit and keeps them. The flag flip-flop keeps the carry, zero and other states when various kinds of arithmetic operation instructions are executed.

**DMA Control**

Ports P2<sub>6</sub> and P2<sub>7</sub> of the MELPS 8-41 can be used not only as ordinary input/output ports but also for the control signal employed for DMA handshaking. Immediately after resetting, these two ports function as ordinary ports (see Fig. 16).


**MELPS 8-41 SLAVE MICROCOMPUTERS****FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS**

Fig.16 DMA control

When the EN DMA instruction is executed, P2<sub>6</sub> becomes the DRQ (DMA request) output. Subsequently, when P2<sub>6</sub> is set to "1", DRQ becomes "1" and DMA-based data transfer is requested.

DRQ is cleared when the DACK · R, DACK · W or EN DMA instruction is executed.

**Interrupt Request to Master CPU**

Ports P2<sub>4</sub> and P2<sub>5</sub> of MELPS 8-41 can be used not only as ordinary input/output ports but also as the outputs of the IBF (input buffer full) flag and OBF (output buffer full) flag. Immediately after resetting, both ports function as input ports.




Fig.18 Interrupt request to master CPU




Fig.17 Internal configuration of DMA control

When the EN DMA instruction is executed, P2<sub>7</sub> becomes the DACK (DMA acknowledge) input. The DACK input is used as the chip select input for DMA transfer. There is, therefore, no connection with the state of S (chip select) during DMA transfer.

When the EN FLAGS instruction is executed, P2<sub>4</sub> functions as the OBF pin and P2<sub>5</sub> as the IBF pin. "1" must be output to both pins so that the OBF and IBF flag states are output to each pin, respectively. These states are not output while "0" is output to the pins. The OBF flag output indicates that data has been output to the output data bus buffer register; the IBF flag output indicates that the input data/command bus buffer register is in the data accept enable mode.




Fig.19 Internal configuration of IBF/OBF

**MELPS 8-41 SLAVE MICROCOMPUTERS****FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS****INSTRUCTION CODES**

|      |   | D <sub>7</sub> ~D <sub>4</sub> | 0000          | 0001           | 0010            | 0011           | 0100           | 0101           | 0110            | 0111          | 1000                     | 1001            | 1010          | 1011          | 1100           | 1101             | 1110           | 1111  |
|------|---|--------------------------------|---------------|----------------|-----------------|----------------|----------------|----------------|-----------------|---------------|--------------------------|-----------------|---------------|---------------|----------------|------------------|----------------|-------|
|      |   | D <sub>3</sub> ~D <sub>0</sub> | 0             | 1              | 2               | 3              | 4              | 5              | 6               | 7             | 8                        | 9               | A             | B             | C              | D                | E              | F     |
| 0000 | 0 | NOP                            | INC<br>@ R0   | XCH<br>A, @ R0 | XCHD<br>A, @ R0 | ORL<br>A, @ R0 | ANL<br>A, @ R0 | ADD<br>A, @ R0 | ADDC<br>A, @ R0 |               | MOV<br>STS, A<br>@ R0, A | MOV<br>@ R0, #n |               |               | XRL<br>A, @ R0 |                  | MOV<br>A, @ R0 |       |
| 0001 | 1 |                                | INC<br>@ R1   | XCH<br>A, @ R1 | XCHD<br>A, @ R1 | ORL<br>A, @ R1 | ANL<br>A, @ R1 | ADD<br>A, @ R1 | ADDC<br>A, @ R1 |               | NOV<br>@ R1, A           | MOV<br>@ R1, #n |               |               | XRL<br>A, @ R1 |                  | MOV<br>A, @ R1 |       |
| 0010 | 2 | OUT<br>DBB, A                  | JB0<br>m      | IN<br>A, DBB   | JB1<br>m        | MOV<br>A, T    | JB2<br>m       | MOV<br>T, A    | JB3<br>m        |               | JB4<br>m                 |                 | JB5<br>m      |               | JB6<br>m       |                  | JB7<br>m       |       |
| 0011 | 3 | ADD<br>A, #n                   | ADDC<br>A, #n | MOV<br>A, #n   |                 | ORL<br>A, #n   | ANL<br>A, #n   |                |                 | RET           | RETR                     | MOVP<br>A, @ A  | JMPP<br>@ A   |               | XRL<br>A, #n   | MOV P3<br>A, @ A |                |       |
| 0100 | 4 | JMP<br>OXX                     | CALL<br>OXX   | JMP<br>1XX     | CALL<br>1XX     | JMP<br>2XX     | CALL<br>2XX    | JMP<br>3XX     | CALL<br>3XX     | JMP<br>4XX    | CALL<br>4XX              | JMP<br>5XX      | CALL<br>5XX   | JMP<br>6XX    | CALL<br>6XX    | JMP<br>7XX       | CALL<br>7XX    |       |
| 0101 | 5 | EN<br>I                        | DIS<br>I      | EN<br>TCNTI    | DIS<br>TCNTI    | STRT<br>CNT    | STRT<br>T      | STOP<br>TCNT   |                 | CLR<br>F0     | CPL<br>F0                | CLR<br>F1       | CPL<br>F1     | SEL<br>F1     | SEL<br>RBO     | EN<br>RB1        | EN<br>DMA      | FLAOS |
| 0110 | 6 |                                | JTF<br>m      | JNT0<br>m      | JT0<br>m        | JNT1<br>m      | JT1<br>m       |                | JF1<br>m        | JOBF<br>m     | JNZ<br>m                 |                 | JFO<br>m      | JZ<br>m       | JNIBF<br>m     | JNC<br>m         | JC<br>m        |       |
| 0111 | 7 | DEC<br>A                       | INC<br>A      | CLR<br>A       | CPL<br>A        | SWAP<br>A      | DA<br>A        | RRC<br>A       | RR<br>A         |               | CLR<br>C                 | CPL<br>C        |               | MOV<br>A, PSW | MOV<br>PSW, A  | RL<br>A          | RLC<br>A       |       |
| 1000 | 8 |                                | INC<br>R0     | XCH<br>A, R0   |                 | ORL<br>A, R0   | ANL<br>A, R0   | ADD<br>A, R0   | ADDC<br>A, R0   |               | MOV<br>R0, A             | MOV<br>R0, #n   | DEC<br>R0     | XRL<br>A, R0  | DJNZ<br>R0, m  | MOV<br>A, R0     |                |       |
| 1001 | 9 | IN<br>A, P1                    | INC<br>R1     | XCH<br>A, R1   | OUTL<br>P1, A   | ORL<br>A, R1   | ANL<br>A, R1   | ADD<br>A, R1   | ADDC<br>A, R1   | ORL<br>P1, #n | ANL<br>P1, #n            | MOV<br>R1, A    | MOV<br>R1, #n | DEC<br>R1     | XRL<br>A, R1   | DJNZ<br>R1, m    | MOV<br>A, R1   |       |
| 1010 | A | IN<br>A, P2                    | INC<br>R2     | XCH<br>A, R2   | OUTL<br>P2, A   | ORL<br>A, R2   | ANL<br>A, R2   | ADD<br>A, R2   | ADDC<br>A, R2   | ORL<br>P2, #n | ANL<br>R2, #n            | MOV<br>R2, A    | MOV<br>R2, #n | DEC<br>R2     | XRL<br>A, R2   | DJNZ<br>R2, m    | MOV<br>A, R2   |       |
| 1011 | B |                                | INC<br>R3     | XCH<br>A, R3   |                 | ORL<br>A, R3   | ANL<br>A, R3   | ADD<br>A, R3   | ADDC<br>A, R3   |               |                          | MOV<br>R3, A    | MOV<br>R3, #n | DEC<br>R3     | XRL<br>A, R3   | DJNZ<br>R3, m    | MOV<br>A, R3   |       |
| 1100 | C | MOVD<br>A, P4                  | INC<br>R4     | XCH<br>A, R4   | MOVD<br>P4, A   | ORL<br>A, R4   | ANL<br>A, R4   | ADD<br>A, R4   | ADDC<br>A, R4   | ORLD<br>P4, A | ANLD<br>P4, A            | MOV<br>R4, A    | MOV<br>R4, #n | DEC<br>R4     | XRL<br>A, R4   | DJNZ<br>R4, m    | MOV<br>A, R4   |       |
| 1101 | D | MOVD<br>A, P5                  | INC<br>R5     | XCH<br>A, R5   | MOVD<br>P5, A   | ORL<br>A, R5   | ANL<br>A, R5   | ADD<br>A, R5   | ADDC<br>A, R5   | ORLD<br>P5, A | ANLD<br>P5, A            | MOV<br>R5, A    | MOV<br>R5, #n | DEC<br>R5     | XRL<br>A, R5   | DJNZ<br>R5, m    | MOV<br>A, R5   |       |
| 1110 | E | MOVD<br>A, P6                  | INC<br>R6     | XCH<br>A, R6   | MOVD<br>P6, A   | ORL<br>A, R6   | ANL<br>A, R6   | ADD<br>A, R6   | ADDC<br>A, R6   | ORLD<br>P6, A | ANLD<br>P6, A            | MOV<br>R6, A    | MOV<br>R6, #n | DEC<br>R6     | XRL<br>A, R6   | DJNZ<br>R6, m    | MOV<br>A, R6   |       |
| 1111 | F | MOVD<br>A, P7                  | INC<br>R7     | XCH<br>A, R7   | MOVD<br>P7, A   | ORL<br>A, R7   | ANL<br>A, R7   | ADD<br>A, R7   | ADDC<br>A, R7   | ORLD<br>P7, A | ANLD<br>P7, A            | MOV<br>R7, A    | MOV<br>R7, #n | DEC<br>R7     | XRL<br>A, R7   | DJNZ<br>R7, m    | MOV<br>A, R7   |       |

 2-byte 2-cycle instruction

 1-byte 2-cycle instruction

**MELPS 8-41 SLAVE MICROCOMPUTERS****FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS****MACHINE INSTRUCTIONS**

| Item<br>Type                 | Mnemonic           | Instruction code   |   |                | Bytes | Cycles | Function   |
|------------------------------|--------------------|--|---|----------------|-------|--------|--|
|                              |                    | D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>            | D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>   | Hexadecimal    |       |        |  |
| Transfer                     | MOV A, #n          | 0 0 1 0<br>n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub> | 0 0 1 1<br>n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub>  | 2 3<br>n       | 2     | 2      | (A) ← n  |
|                              | MOV A, Rr          | 1 1 1 1  | 1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>  | F 8<br>+r      | 1     | 1      | (A) ← (Rr)<br>r = 0~7  |
|                              | MOV Rr, A          | 1 0 1 0  | 1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>  | A 8<br>+r      | 1     | 1      | (Rr) ← (A)<br>r = 0~7  |
|                              | MOV Rr, #n         | 1 0 1 1<br>n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub> | 1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub><br>n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub> | B 8<br>+r<br>n | 2     | 2      | (Rr) ← n<br>r = 0~7  |
|                              | XCH A, Rr          | 0 0 1 0  | 1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>  | 2 8<br>+r      | 1     | 1      | (A) ↔ (Rr)<br>r = 0~7  |
| Indirect Addressing Transfer | MOV A, @Rr         | 1 1 1 1  | 0 0 0 r <sub>0</sub>  | F 0<br>+r      | 1     | 1      | (A) ← (M(Rr))<br>r = 0~1   |
|                              | MOV @Rr, A         | 1 0 1 0  | 0 0 0 r <sub>0</sub>  | A 0<br>+r      | 1     | 1      | (M(Rr)) ← (A)<br>r = 0~1   |
|                              | MOV @Rr, #n        | 1 0 1 1<br>n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub> | 0 0 0 r <sub>0</sub><br>n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub>                           | B 0<br>+r<br>n | 2     | 2      | (M(Rr)) ← n<br>r = 0~1   |
|                              | MOV A, @A          | 1 0 1 0  | 0 0 1 1   | A 3            | 1     | 2      | (A) ← (M(A))   |
|                              | MOV P3 A, @A       | 1 1 1 0  | 0 0 1 1   | E 3            | 1     | 2      | (A) ← (M(page 3, A))   |
|                              | XCH A, @Rr         | 0 0 1 0  | 0 0 0 r <sub>0</sub>  | 2 0<br>+r      | 1     | 1      | (A) ↔ (M(Rr))<br>r = 0~1   |
|                              | XCHD A, @Rr        | 0 0 1 1  | 0 0 0 r <sub>0</sub>  | 3 0<br>+r      | 1     | 1      | (A <sub>0</sub> ~A <sub>3</sub> ) ↔ (M(Rr <sub>0</sub> ~Rr <sub>3</sub> ))<br>r = 0~1  |
| Status Control               | MOV A, PSW         | 1 1 0 0  | 0 1 1 1   | C 7            | 1     | 1      | (A) ← (PSW)  |
|                              | MOV PSW, A         | 1 1 0 1  | 0 1 1 1   | D 7            | 1     | 1      | (PSW) ← (A)<br>(C) ← (A <sub>7</sub> ), (AC) ← (A <sub>6</sub> )                       |
|                              | MOV STS, A         | 1 0 0 1  | 0 0 0 0   | 9 0            | 1     | 1      | (STS) ← (A)<br>(ST <sub>4</sub> ~ST <sub>7</sub> ) ← (A <sub>4</sub> ~A <sub>7</sub> ) |
|                              | CLR C              | 1 0 0 1  | 0 1 1 1   | 9 7            | 1     | 1      | (C) ← 0  |
|                              | CPL C              | 1 0 1 0  | 0 1 1 1   | A 7            | 1     | 1      | (C) ← (C̄)   |
|                              | CLR F <sub>0</sub> | 1 0 0 0  | 0 1 0 1   | 8 5            | 1     | 1      | (F <sub>0</sub> ) ← 0  |
|                              | CPL F <sub>0</sub> | 1 0 0 1  | 0 1 0 1   | 9 5            | 1     | 1      | (F <sub>0</sub> ) ← (F̄ <sub>0</sub> )   |

**MELPS 8-41 SLAVE MICROCOMPUTERS****FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS**

| Affected carry        |                       |      | Description  |
|-----------------------|-----------------------|------|--|
| C                     | AC                    | Note |  |
|                       |                       |      | Transfers data n to register A.  |
|                       |                       |      | Transfers contents of register Rr to register A.   |
|                       |                       |      | Transfers contents of register A to register Rr.   |
|                       |                       |      | Transfers data n to register Rr.   |
|                       |                       |      | Exchanges contents of register Rr with contents of register A.   |
|                       |                       |      | Transfers contents of memory location of current page, whose address is in register Rr, to register A.                                       |
|                       |                       |      | Transfers contents of register A to memory location of current page whose address is in register Rr.   |
|                       |                       |      | Transfers data n to memory location of current page whose address is in register Rr.   |
|                       |                       |      | Transfers data of memory location of current page whose address is in register A to register A.  |
|                       |                       |      | Transfers data of memory location of page 3 whose address is in register A to register A.  |
|                       |                       |      | Exchanges contents of memory location of current page whose address is in register Rr with contents of register A.                           |
|                       |                       |      | Exchanges contents of low-order 4 bits of register with low-order 4 bits of memory location of current page whose address is in register Rr. |
|                       |                       |      | Transfers contents of program status word to register A.   |
| <input type="radio"/> | <input type="radio"/> |      | Transfers contents of register A to program status word.   |
|                       |                       | 2    | Transfers contents of register A to status register.   |
| <input type="radio"/> |                       |      | Clears carry flag and resets it to 0.  |
| <input type="radio"/> |                       |      | Complements contents of carry flag.  |
|                       |                       |      | Clears flag F <sub>0</sub> and resets it to 0.   |
|                       |                       |      | Complements contents of flag F <sub>0</sub> .  |

**MELPS 8-41 SLAVE MICROCOMPUTERS****FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS**

| Item<br>Type   | Mnemonic           | Instruction code   |  |               | Bytes | Cycles | Function                              |
|----------------|--------------------|--|--|---------------|-------|--------|---------------------------------------|
|                |                    | D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>            | D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>            | Hexadecimal   |       |        |                                       |
| Status Control | CLR F <sub>1</sub> | 1 0 1 0  | 0 1 0 1  | A 5           | 1     | 1      | (F <sub>1</sub> ) ← 0                 |
|                | CPL F <sub>1</sub> | 1 0 1 1  | 0 1 0 1  | B 5           | 1     | 1      | (F <sub>1</sub> ) ← (F <sub>1</sub> ) |
| Arithmetic     | ADD A, #n          | 0 0 0 0<br>n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub> | 0 0 1 1<br>n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub> | 0 3<br>n      | 2     | 2      | (A) ← (A) + (n)                       |
|                | ADD A, Rr          | 0 1 1 0  | 1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>                         | 6 8<br>+<br>r | 1     | 1      | (A) ← (A) + (Rr)<br>r = 0~7           |
|                | ADD A, @Rr         | 0 1 1 0  | 0 0 0 r <sub>0</sub>   | 6 0<br>+<br>r | 1     | 1      | (A) ← (A) + (M(Rr))<br>r = 0~1        |
|                | ADDC A, #n         | 0 0 0 1<br>n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub> | 0 0 1 1<br>n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub> | 1 3<br>n      | 2     | 2      | (A) ← (A) + n + (C)                   |
|                | ADDC A, Rr         | 0 1 1 1  | 1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>                         | 7 8<br>+<br>r | 1     | 1      | (A) ← (A) + (Rr) + (C)<br>r = 0~7     |
|                | ADDC A, @Rr        | 0 1 1 1  | 0 0 0 r <sub>0</sub>   | 7 0<br>+<br>r | 1     | 1      | (A) ← (A) + (M(Rr)) + (C)<br>r = 0~1  |
|                | ANL A, #n          | 0 1 0 1<br>n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub> | 0 0 1 1<br>n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub> | 5 3<br>n      | 2     | 2      | (A) ← (A) ∧ n                         |
|                | ANL A, Rr          | 0 1 0 1  | 1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>                         | 5 8<br>+<br>r | 1     | 1      | (A) ← (A) ∧ (Rr)<br>r = 0~7           |
|                | ANL A, @Rr         | 0 1 0 1  | 0 0 0 r <sub>0</sub>   | 5 0<br>+<br>r | 1     | 1      | (A) ← (A) ∧ (M(Rr))<br>r = 0~1        |
|                | ORL A, #n          | 0 1 0 0<br>n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub> | 0 0 1 1<br>n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub> | 4 3<br>n      | 2     | 2      | (A) ← (A) ∨ n                         |
|                | ORL A, Rr          | 0 1 0 0  | 1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>                         | 4 8<br>+<br>r | 1     | 1      | (A) ← (A) ∨ (Rr)<br>r = 0~7           |
|                | ORL A, @Rr         | 0 1 0 0  | 0 0 0 r <sub>0</sub>   | 4 0<br>+<br>r | 1     | 1      | (A) ← (A) ∨ (M(Rr))<br>r = 0~1        |
|                | XRL A, #n          | 1 1 0 1<br>n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub> | 0 0 1 1<br>n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub> | D 3<br>n      | 2     | 2      | (A) ← (A) ∀ n                         |
|                | XRL A, Rr          | 1 1 0 1  | 1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>                         | D 8<br>+<br>r | 1     | 1      | (A) ← (A) ∀ (Rr)<br>r = 1~7           |
|                | XRL A, @Rr         | 1 1 0 1  | 0 0 0 r <sub>0</sub>   | D 0<br>+<br>r | 1     | 1      | (A) ← (A) ∀ (M(Rr))<br>r = 0~1        |
|                | INC A              | 0 0 0 1  | 0 1 1 1  | 1 7           | 1     | 1      | (A) ← (A) + 1                         |
|                | DEC A              | 0 0 0 0  | 0 1 1 1  | 0 7           | 1     | 1      | (A) ← (A) - 1                         |

**MITSUBISHI MICROCOMPUTERS**  
**MELPS 8-41 SLAVE MICROCOMPUTERS**

**FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS**

| Affected carry        |                       |      | Description  |
|-----------------------|-----------------------|------|--|
| C                     | AC                    | Note |  |
|                       |                       |      | Clears flag F <sub>1</sub> and resets it to 0.   |
|                       |                       |      | Complements contents of flag F <sub>1</sub> .  |
| <input type="radio"/> | <input type="radio"/> | 1    | Adds data n to contents of register A and sets carry flags to 1 if there is an overflow; otherwise resets carry flags to 0. The result is stored in register A.  |
| <input type="radio"/> | <input type="radio"/> | 1    | Adds contents of register Rr to contents of register A and set carry flags to 1 if there is an overflow; otherwise resets carry flags to 0. The result is stored in register A.  |
| <input type="radio"/> | <input type="radio"/> | 1    | Adds contents of register A and contents of memory location of current page whose address is in register Rr and sets carry flags to 1 if there is an overflow; otherwise resets carry flags to 0. The result is stored in register A.          |
| <input type="radio"/> | <input type="radio"/> | 1    | Adds carry and data n to contents of register A and sets carry flags to 1 if there is an overflow; otherwise resets carry flags to 0. The result is stored in register A.  |
| <input type="radio"/> | <input type="radio"/> | 1    | Adds carry and contents of register Rr to contents of register A and sets carry flags to 1 if there is an overflow; otherwise resets carry flags to 0. The result is stored in register A.   |
| <input type="radio"/> | <input type="radio"/> | 1    | Adds carry and contents of memory location of current page whose address is in register Rr to contents of register A and sets carry flags to 1 if there is an overflow; otherwise resets carry flags to 0. The result is stored in register A. |
|                       |                       |      | Logical product of contents of register A and data n is stored in register A.  |
|                       |                       |      | Logical product of contents of register A and contents of register Rr is stored in register A.   |
|                       |                       |      | Logical product of contents of register A and contents of memory location of current page whose address is in register Rr is stored in register A.   |
|                       |                       |      | Logical sum of contents of register A and data n is stored in register A.  |
|                       |                       |      | Logical sum of contents of register A and contents of register Rr is stored in register A.   |
|                       |                       |      | Logical sum of contents of register A and contents of memory location of current page whose address is in register Rr is stored in register A.   |
|                       |                       |      | Exclusive OR of contents of register A and data n is stored in register A.   |
|                       |                       |      | Exclusive OR of contents of register A and contents of register Rr is stored in register A.  |
|                       |                       |      | Exclusive OR of contents of register A and contents of memory location of current page whose address is in register Rr, is stored in register A.   |
|                       |                       |      | Increments contents of register A by 1. The result is stored in register A.  |
|                       |                       |      | Decrements contents of register A by 1. The result is stored in register A.  |

**MELPS 8-41 SLAVE MICROCOMPUTERS****FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS**

| Type \ Item         | Mnemonic   | Instruction code   |   |                                    | Bytes | Cycles | Function   |
|---------------------|------------|--|---|------------------------------------|-------|--------|--|
|                     |            | D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>  | D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>   | Hexadecimal                        |       |        |  |
| Arithmetic          | CLR A      | 0 0 1 0  | 0 1 1 1   | 2 7                                | 1     | 1      | (A) ← 0  |
|                     | CPL A      | 0 0 1 1  | 0 1 1 1   | 3 7                                | 1     | 1      | (A) ← (Ā)   |
|                     | DA A       | 0 1 0 1  | 0 1 1 1   | 5 7                                | 1     | 1      | (A) decimal conversion   |
| Shift               | SWAP A     | 0 1 0 0  | 0 1 1 1   | 4 7                                | 1     | 1      | (A <sub>4</sub> ~A <sub>7</sub> ) ↔ (A <sub>0</sub> ~A <sub>3</sub> )  |
|                     | RL A       | 1 1 1 0  | 0 1 1 1   | E 7                                | 1     | 1      | (A <sub>n+1</sub> ) ← (A <sub>n</sub> )<br>(A <sub>0</sub> ) ← (A <sub>7</sub> ) n = 0~6   |
|                     | RLC A      | 1 1 1 1  | 0 1 1 1   | F 7                                | 1     | 1      | (A <sub>n+1</sub> ) ← (A <sub>n</sub> )<br>(A <sub>0</sub> ) ← (C)<br>(C) ← (A <sub>7</sub> ) n = 0~6  |
|                     | RR A       | 0 1 1 1  | 0 1 1 1   | 7 7                                | 1     | 1      | (A <sub>n</sub> ) ← (A <sub>n+1</sub> )<br>(A <sub>7</sub> ) ← (A <sub>0</sub> ) n = 0~6   |
|                     | RRC A      | 0 1 1 0  | 0 1 1 1   | 6 7                                | 1     | 1      | (A <sub>n</sub> ) ← (A <sub>n+1</sub> )<br>(A <sub>7</sub> ) ← (C)<br>(C) ← (A <sub>0</sub> ) n = 0~6  |
| Register arithmetic | INC Rr     | 0 0 0 1  | 1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>  | 1 8<br>+<br>r                      | 1     | 1      | (Rr) ← (Rr)+1<br>r = 0~7   |
|                     | INC @Rr    | 0 0 0 1  | 0 0 0 r <sub>0</sub>  | 1 0<br>+<br>r                      | 1     | 1      | (M(Rr)) ← (M(Rr))+1<br>r = 0~1   |
|                     | DEC Rr     | 1 1 0 0  | 1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub>  | C 8<br>+<br>r                      | 1     | 1      | (Rr) ← (Rr)-1<br>r = 0~7   |
| Jump                | JMP m      | m <sub>10</sub> m <sub>9</sub> m <sub>8</sub> 0<br>m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub> | 0 1 0 0<br>m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>  | 0 4<br>+<br>m <sub>8~10</sub><br>m | 2     | 2      | (PC <sub>8</sub> ~PC <sub>10</sub> ) ← m <sub>8~10</sub><br>(PC <sub>0</sub> ~PC <sub>7</sub> ) ← m <sub>0~7</sub>                           |
|                     | JMPP @A    | 1 0 1 1  | 0 0 1 1   | B 3                                | 1     | 2      | (PC <sub>0</sub> ~PC <sub>7</sub> ) ← (M(A))   |
| Conditional Jump    | JBb m      | b <sub>7</sub> b <sub>6</sub> b <sub>5</sub> 1<br>m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>  | 0 0 1 0<br>m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>  | 1 2<br>+<br>b<br>m                 | 2     | 2      | When (Ab) = 1, (PC <sub>0</sub> ~PC <sub>7</sub> ) ← m<br>When (Ab) = 1, (PC) ← (PC)+2<br>b <sub>7</sub> b <sub>6</sub> b <sub>5</sub> = 0~7 |
|                     | JNIBF m    | 1 1 0 1<br>m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>   | 0 1 1 0<br>m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>  | D 6                                | 2     | 2      | When (IBF) = 0, (PC <sub>0</sub> ~PC <sub>7</sub> ) ← m  |
|                     | JOBF m     | 1 0 0 0<br>m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>   | 0 1 1 0<br>m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>  | 8 6<br>m                           | 2     | 2      | When (OBF) = 1, (PC <sub>0</sub> ~PC <sub>7</sub> ) ← m  |
|                     | JTF m      | 0 0 0 1<br>m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>   | 0 1 1 0<br>m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>  | 1 6<br>m                           | 2     | 2      | When (TF) = 1, (PC <sub>0</sub> ~PC <sub>7</sub> ) ← m<br>When (TF) = 0, (PC) ← (PC)+2   |
|                     | DJNZ Rr, m | 1 1 1 0<br>m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>   | 1 r <sub>2</sub> r <sub>1</sub> r <sub>0</sub><br>m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub> | E 8<br>+<br>r<br>m                 | 2     | 2      | (Rr) ← (Rr)-1 r = 0~7<br>When (Rr) ≠ 0, (PC <sub>0</sub> ~PC <sub>7</sub> ) ← m<br>When (Rr) = 0, (PC) ← (PC)+2                              |
|                     | JC m       | 1 1 1 1<br>m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>   | 0 1 1 0<br>m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>  | F 6<br>m                           | 2     | 2      | When (C) = 1, (PC <sub>0</sub> ~PC <sub>7</sub> ) ← m<br>When (C) = 0, (PC) ← (PC)+2   |

**MITSUBISHI MICROCOMPUTERS**  
**MELPS 8-41 SLAVE MICROCOMPUTERS**

**FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS**

| Affected carry        |                       |      | Description  |
|-----------------------|-----------------------|------|--|
| C                     | AC                    | Note |  |
|                       |                       |      | Clears contents of register A and resets to 0.   |
|                       |                       |      | Forms 1's complement of register A and stores it in register A.  |
| <input type="radio"/> | <input type="radio"/> | 1    | Contents of register A are converted to binary coded decimal notation and stored in register A.  |
|                       |                       |      | Exchanges contents of bits 0~3 of register A with contents of bits 4~7 of register A.  |
|                       |                       |      | Shifts contents of register A left one bit. MSB A <sub>7</sub> is rotated to LSB A <sub>0</sub> .  |
| <input type="radio"/> |                       |      | Shifts contents of register A left one bit. MSB A <sub>7</sub> is shifted to carry flag and carry flag is shifted to LSB A <sub>0</sub> .      |
|                       |                       |      | Shifts contents of register A right one bit. LSB A <sub>0</sub> is rotated to MSB A <sub>7</sub> .   |
| <input type="radio"/> |                       |      | Shifts contents of register A right one bit. LSB A <sub>0</sub> is shifted to carry flag and carry flag is shifted to MSB A <sub>7</sub> .     |
|                       |                       |      | Increments contents of register Rr by 1. The result is stored in register Rr.  |
|                       |                       |      | Increments contents of memory location of current page whose address is in register Rr by 1.   |
|                       |                       |      | Decrements contents of register Rr by 1. The result is stored in register Rr.  |
|                       |                       |      | Jumps unconditionally to address m.  |
|                       |                       |      | Jumps to memory location of current page whose address is in register A; but when instruction executed was in address 255, jumps to next page. |
|                       |                       |      | Jumps to address m of current page when bit b of register A is 1. Executes next instruction when bit b of register A is 0.                     |
|                       |                       |      | Jumps to address m of current page when IBF is 0.  |
|                       |                       |      | Jumps to address m of current page when OBF is 1.  |
|                       |                       |      | Jumps to address m of current page when timer/counter overflow flag is 1; flag is cleared after execution.                                     |
|                       |                       |      | Decrements contents of register Rr by 1; jumps to address m of current page when result is not 0.  |
|                       |                       |      | jumps to address m of current page if carry flag is 1.   |

**MELPS 8-41 SLAVE MICROCOMPUTERS****FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS**

| Item<br>Type     | Mnemonic                | Instruction code  |  |   | Bytes | Cycles | Function   |
|------------------|-------------------------|---|--|---|-------|--------|--|
|                  |                         | D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>   | D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>                                      | Hexadecimal                                 |       |        |  |
| Conditional Jump | JNC m                   | 1 1 1 0<br>m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>  | 0 1 1 0<br>m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>                           | E 6<br>m                                    | 2     | 2      | When (C) = 0, (PC <sub>0</sub> ~PC <sub>7</sub> ) ← m<br>When (C) = 1, (PC) ← (PC) + 2                             |
|                  | JZ m                    | 1 1 0 0<br>m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>  | 0 1 1 0<br>m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>                           | C 6<br>m                                    | 2     | 2      | When (A) = 0, (PC <sub>0</sub> ~PC <sub>7</sub> ) ← m<br>When (A) ≠ 0, (PC) ← (PC) + 2                             |
|                  | JNZ m                   | 1 0 0 1<br>m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>  | 0 1 1 0<br>m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>                           | 9 6<br>m                                    | 2     | 2      | When (A) ≠ 0, (PC <sub>0</sub> ~PC <sub>7</sub> ) ← m<br>When (A) = 0, (PC) ← (PC) + 2                             |
|                  | JT0 m                   | 0 0 1 1<br>m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>  | 0 1 1 0<br>m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>                           | 3 6<br>m                                    | 2     | 2      | When (T <sub>0</sub> ) = 1, (PC <sub>0</sub> ~PC <sub>7</sub> ) ← m<br>When (T <sub>0</sub> ) = 0, (PC) ← (PC) + 2 |
|                  | JNT0 m                  | 0 0 1 0<br>m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>  | 0 1 1 0<br>m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>                           | 2 6<br>m                                    | 2     | 2      | When (T <sub>0</sub> ) = 0, (PC <sub>0</sub> ~PC <sub>7</sub> ) ← m<br>When (T <sub>0</sub> ) = 1, (PC) ← (PC) + 2 |
|                  | JT1 m                   | 0 1 0 1<br>m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>  | 0 1 1 0<br>m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>                           | 5 6<br>m                                    | 2     | 2      | When (T <sub>1</sub> ) = 1, (PC <sub>0</sub> ~PC <sub>7</sub> ) ← m<br>When (T <sub>1</sub> ) = 0, (PC) ← (PC) + 2 |
|                  | JNT1 m                  | 0 1 0 0<br>m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>  | 0 1 1 0<br>m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>                           | 4 6<br>m                                    | 2     | 2      | When (T <sub>1</sub> ) = 0, (PC <sub>0</sub> ~PC <sub>7</sub> ) ← m<br>When (T <sub>1</sub> ) = 1, (PC) ← (PC) + 2 |
|                  | JF0 m                   | 1 0 1 1<br>m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>  | 0 1 1 0<br>m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>                           | B 6<br>m                                    | 2     | 2      | When (F <sub>0</sub> ) = 1, (PC <sub>0</sub> ~PC <sub>7</sub> ) ← m<br>When (F <sub>0</sub> ) = 0, (PC) ← (PC) + 2 |
|                  | JF1 m                   | 0 1 1 1<br>m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>  | 0 1 1 0<br>m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>                           | 7 6<br>m                                    | 2     | 2      | When (F <sub>1</sub> ) = 1, (PC <sub>0</sub> ~PC <sub>7</sub> ) ← m<br>When (F <sub>1</sub> ) = 0, (PC) ← (PC) + 2 |
| Subroutine       | CALL m                  | m <sub>10</sub> m <sub>9</sub> m <sub>8</sub> .1<br>m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub> | 0 1 0 0<br>m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>                           | 1 4<br>m <sub>8</sub> ~m <sub>10</sub><br>m | 2     | 2      | ((SP)) ← (PC)(PSW <sub>4</sub> ~PSW <sub>7</sub> )<br>(SP) ← (SP) + 1<br>(PC <sub>0</sub> ~PC <sub>10</sub> ) ← m  |
|                  | RET                     | 1 0 0 0<br>m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>  | 0 0 1 1<br>m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>                           | 8 3   | 1     | 2      | (SP) ← (SP) - 1<br>(PC) ← ((SP))   |
|                  | RETR                    | 1 0 0 1<br>m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>  | 0 0 1 1<br>m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>                           | 9 3   | 1     | 2      | (SP) ← (SP) - 1<br>(PC)(PSW <sub>4</sub> ~PSW <sub>7</sub> ) ← ((SP))  |
| Input/Output     | IN A, P <sub>p</sub>    | 0 0 0 0<br>m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>  | 1 0 P <sub>1</sub> P <sub>0</sub><br>n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub> | 0 8<br>P                                    | 1     | 2      | (A) ← (P <sub>p</sub> )<br>p = 1~2   |
|                  | OUTL P <sub>p</sub> , A | 0 0 1 1<br>m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>  | 1 0 P <sub>1</sub> P <sub>0</sub><br>n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub> | 3 8<br>P                                    | 1     | 2      | (P <sub>p</sub> ) ← (A)<br>P = 1~2   |
|                  | ANL P <sub>p</sub> , #n | 1 0 0 1<br>m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>  | 1 0 P <sub>1</sub> P <sub>0</sub><br>n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub> | 9 8<br>P<br>n                               | 2     | 2      | (P <sub>p</sub> ) ← (P <sub>p</sub> )An<br>p = 1~2   |
|                  | ORL P <sub>p</sub> , #n | 1 0 0 0<br>m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>  | 1 0 P <sub>1</sub> P <sub>0</sub><br>n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub> | 8 8<br>P<br>n                               | 2     | 2      | (P <sub>p</sub> ) ← (P <sub>p</sub> )V <sub>n</sub><br>p = 1~2   |
|                  | IN A, DBB               | 0 0 1 0<br>m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>  | 0 0 1 0<br>m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>                           | 2 2   | 1     | 1      | (A) ← (DBB)  |
|                  | OUT DBB, A              | 0 0 0 0<br>m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub>  | 0 0 1 0<br>m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub>                           | 0 2   | 1     | 1      | (DBB) ← (A)  |

**MITSUBISHI MICROCOMPUTERS**  
**MELPS 8-41 SLAVE MICROCOMPUTERS**

**FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS**

| Affected carry |    |      | Description   |
|----------------|----|------|---|
| C              | AC | Note |   |
|                |    |      | Jumps to address m of current page if carry flag is 0.  |
|                |    |      | Jumps to address m of current page when contents of register A are 0.   |
|                |    |      | Jumps to address m of current page when contents of register A are not 0.   |
|                |    |      | Jumps to address m of current page when flag T <sub>0</sub> is 1.   |
|                |    |      | Jumps to address m of current page when flag T <sub>0</sub> is 0.   |
|                |    |      | Jumps to address m of current page when flag T <sub>1</sub> is 1.   |
|                |    |      | Jumps to address m of current page when flag T <sub>1</sub> is 0.   |
|                |    |      | Jumps to address m of current page when flag F <sub>0</sub> is 1.   |
|                |    |      | Jumps to address m of current page when flag F <sub>1</sub> is 1.   |
|                |    |      | Calls subroutine from address m. The program counter and the high-order 4 bits of PSW are stored in address indicated by stack pointer (SP). SP is incremented by 1 and m is transferred to PC <sub>0</sub> ~PC <sub>10</sub> . |
|                |    |      | SP is decremented by 1. Program counter is restored to saved setting in stack indicated by stack pointer. PSW <sub>4</sub> ~PSW <sub>7</sub> are not changed and interrupt disable is maintained.                               |
|                |    |      | SP is decremented by 1. Program counter and high-order 4 bits of PSW are restored with saved data in stack indicated by stack pointer. Interrupt becomes enabled after execution is completed.                                  |
|                |    |      | Loads contents of Pp to register A.   |
|                |    |      | Output latches contents of register A to Pp.  |
|                |    |      | Logical product of contents of Pp and data n; outputs result to Pp.   |
|                |    |      | Logical sum of contents of Pp and data n; outputs result to Pp.   |
|                |    |      | Enters contents of data bus buffer (DBB) into register A and resets IBF.  |
|                |    |      | Outputs contents of register A to data bus buffer (DBB) and sets OBF.   |

**MELPS 8-41 SLAVE MICROCOMPUTERS****FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS**

| Item<br>Type          | Mnemonic                | Instruction code |                |                |                | Bytes          | Cycles         | Function       |                |  |   |   |  |
|-----------------------|-------------------------|------------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|--|---|---|--|
|                       |                         | D <sub>7</sub>   | D <sub>6</sub> | D <sub>5</sub> | D <sub>4</sub> | D <sub>3</sub> | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> | Hexadecimal                            |   |   |  |
| I/O Expander Control  | MOVD A, P <sub>p</sub>  | 0                | 0              | 0              | 0              | 1              | 1              | P <sub>1</sub> | P <sub>0</sub> | 0 C<br>+ P <sub>1</sub> P <sub>0</sub> | 1 | 2 | (A <sub>0</sub> ~A <sub>3</sub> ) ← (P <sub>p0</sub> ~P <sub>p3</sub> )<br>(A <sub>4</sub> ~A <sub>7</sub> ) ← 0 p = 4~7 |
|                       | MOVD P <sub>p</sub> , A | 0                | 0              | 1              | 1              | 1              | 1              | P <sub>1</sub> | P <sub>0</sub> | 3 C<br>+ P <sub>1</sub> P <sub>0</sub> | 1 | 2 | (P <sub>p0</sub> ~P <sub>p3</sub> ) ← (A <sub>0</sub> ~A <sub>3</sub> )<br>P = 4~7                                       |
|                       | ANLD P <sub>p</sub> , A | 1                | 0              | 0              | 1              | 1              | 1              | P <sub>1</sub> | P <sub>0</sub> | 9 C<br>+ P <sub>1</sub> P <sub>0</sub> | 1 | 2 | (P <sub>p0</sub> ~P <sub>p3</sub> ) ← (P <sub>p0</sub> ~P <sub>p3</sub> ) ∧ (A <sub>0</sub> ~A <sub>3</sub> )<br>p = 4~7 |
|                       | ORLD P <sub>p</sub> , A | 1                | 0              | 0              | 0              | 1              | 1              | P <sub>1</sub> | P <sub>0</sub> | 8 C<br>+ P <sub>1</sub> P <sub>0</sub> | 1 | 2 | (P <sub>p0</sub> ~P <sub>p3</sub> ) ← (P <sub>p0</sub> ~P <sub>p3</sub> ) ∨ (A <sub>0</sub> ~A <sub>3</sub> )<br>p = 4~7 |
| Timer/Counter Control | MOV A, T                | 0                | 1              | 0              | 0              | 0              | 0              | 1              | 0              | 4 2                                    | 1 | 1 | (A) ← (T)  |
|                       | MOV T, A                | 0                | 1              | 1              | 0              | 0              | 0              | 1              | 0              | 6 2                                    | 1 | 1 | (T) ← (A)  |
|                       | STRT T                  | 0                | 1              | 0              | 1              | 0              | 1              | 0              | 1              | 5 5                                    | 1 | 1 |  |
|                       | STRT CNT                | 0                | 1              | 0              | 0              | 0              | 1              | 0              | 1              | 4 5                                    | 1 | 1 |  |
|                       | STOP TCNT               | 0                | 1              | 1              | 0              | 0              | 1              | 0              | 1              | 6 5                                    | 1 | 1 |  |
|                       | EN TCNTI                | 0                | 0              | 1              | 0              | 0              | 1              | 0              | 1              | 2 5                                    | 1 | 1 | (TCNTF) ← 1  |
|                       | DIS TCNTI               | 0                | 0              | 1              | 1              | 0              | 1              | 0              | 1              | 3 5                                    | 1 | 1 | (TCNTF) ← 0  |
| Control               | EN I                    | 0                | 0              | 0              | 0              | 0              | 1              | 0              | 1              | 0 5                                    | 1 | 1 | (INTF) ← 1   |
|                       | DIS I                   | 0                | 0              | 0              | 1              | 0              | 1              | 0              | 1              | 1 5                                    | 1 | 1 | (INTF) ← 0   |
|                       | SEL RB <sub>0</sub>     | 1                | 1              | 0              | 0              | 0              | 1              | 0              | 1              | C 5                                    | 1 | 1 | (BS) ← 0   |
|                       | SEL RB <sub>1</sub>     | 1                | 1              | 0              | 1              | 0              | 1              | 0              | 1              | D 5                                    | 1 | 1 | (BS) ← 1   |
|                       | EN DMA                  | 1                | 1              | 1              | 0              | 0              | 1              | 0              | 1              | E 5                                    | 1 | 1 |  |
|                       | EN FLAGS                | 1                | 1              | 1              | 1              | 0              | 1              | 0              | 1              | F 5                                    | 1 | 1 | (P <sub>24</sub> ) ← (OBF)<br>(P <sub>25</sub> ) ← (IBF)   |
| Misc.                 | NOP                     | 0                | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0 0                                    | 1 | 1 |  |

Note 1 : Executing an instruction may produce a carry (overflow or underflow). The carry may be lost or it may be transferred to C or AC. The (○) mark indicates a carry which affects C or AC. The detail affection of carries for instructions ADD, ADDC and DA is as follows:

(C) ← 1 At overflow of accumulator

(C) ← 0 At no overflow of accumulator

(AC)←1 At overflow of bit 3 of accumulator

(AC)←0 At no overflow

2 : The contents of ST<sub>4</sub>-ST<sub>7</sub> are read when host computer reads status of MELPS 8-41.

**MITSUBISHI MICROCOMPUTERS**  
**MELPS 8-41 SLAVE MICROCOMPUTERS**

**FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS**

| Affected carry |    |      | Description  |
|----------------|----|------|--|
| C              | AC | Note |  |
|                |    |      | Inputs contents of Pp to low-order 4 bits of register A and inputs 0 to high-order 4 bits of register A.                                   |
|                |    |      | Outputs low-order 4 bits of register A to Pp.  |
|                |    |      | Logical product of the low-order 4 bits of register A and contents of Pp; Pp contains result.  |
|                |    |      | Logical sum of low-order 4 bits of register A and contents of Pp; Pp contains result.  |
|                |    |      | Transfers contents of timer/event counter to register A.   |
|                |    |      | Transfers contents of register A to timer/event counter.   |
|                |    |      | Starts timer operation of timer/event counter. Count cycle is 480 times master oscillation.  |
|                |    |      | Starts operation as event counter of timer/event counter. Counts up when pin T <sub>1</sub> changes from high to low input level.          |
|                |    |      | Stops operation of timer or event counter.   |
|                |    |      | Enables interrupt of timer/event counter.  |
|                |    |      | Disables interrupt of timer/event counter. Resets interrupt flip-flop of CPU which is set during CPU stand-by. Timer flag is not affected. |
|                |    |      | Enables external interrupt.  |
|                |    |      | Disables external interrupt.   |
|                |    |      | Selects working register bank 0.   |
|                |    |      | Selects working register bank 1.   |
|                |    |      | Enables DMA handshaking line.  |
|                |    |      | Enables master interrupt.  |
|                |    |      | No operation. Execution time is 1 machine cycle.   |

**MELPS 8-41 SLAVE MICROCOMPUTERS****FUNCTIONS OF MELPS 8-41 SLAVE MICROCOMPUTERS**

| Item                         | Details of execution   |
|------------------------------|--|
| RESET input low level        | TF (Timer Flag) ← 0<br>TIRF (Timer INT Request FF) ← 0<br>TCNTF (Timer INT Enable FF) ← 0<br>INTF (External INT Enable FF) ← 0<br>IEF (INT Enable FF) ← 1<br>IBF ← 0<br>EIPF (External Interrupt Pending FF) ← 0 |
| JTF execution                | TF (Timer Flag) ← 0  |
| Timer/event Counter overflow | TF (Timer Flag) ← 1<br>TCNTE (Timer INT Enable FF) = 1 When TIRF (Timer INT Request FF) ← 1  |
| EN TNCTI execution           | TCNTF (Timer INT Enable FF) ← 1  |
| DIS TNCTI execution          | TCNTF (Timer INT Enable FF) ← 0  |
| EN I execution               | INTF (External INT Enable FF) ← 1  |
| DIS I execution              | INTF (External INT Enable FF) ← 0  |
| RETR execution               | IEF (INT Enable FF) ← 1  |

| Symbol  | Contents   | Symbol                                       | Contents  |
|---|--|--|---|
| A   | 8-bit register (accumulator)   | PC   | Program counter   |
| A <sub>0</sub> ~A <sub>3</sub>  | Low-order 4 bits of register A   | PC <sub>0</sub> ~PC <sub>7</sub>             | Low-order 8 bits of program counter                                 |
| A <sub>4</sub> ~A <sub>7</sub>  | High-order 4 bits of register A  | PC <sub>8</sub> ~PC <sub>10</sub>            | High-order 3 bits of program counter                                |
| A <sub>0</sub> ~A <sub>n</sub> , A <sub>n+1</sub>   | Bits of register A   | PSW  | Program status word   |
| b   | Value of bits 5-7 of first byte machine code                                     | Rr   | Register designator   |
| b <sub>7</sub> b <sub>6</sub> b <sub>5</sub>  | Bits 5-7 of first byte machine code  | r  | Register number   |
| BS  | Register bank select   | r <sub>0</sub>                               | Value of bit 0 of machine code                                      |
| AC  | Auxiliary carry flag   | r <sub>0</sub> r <sub>1</sub> r <sub>0</sub> | Value of bits 0-2 of machine code                                   |
| C   | Carry flag   | S <sub>2</sub> S <sub>1</sub> S <sub>0</sub> | Value of bits 0-2 of stack pointer                                  |
| DBB   | Data bus buffer  | SP   | Stack pointer   |
| F <sub>0</sub>  | Flag 0   | ST <sub>4</sub> ST <sub>7</sub>              | Bits 4-7 of status register   |
| F <sub>1</sub>  | Flag 1   | STS  | System status   |
| INTF  | External interrupt enable flip-flop  | T  | Timer/event counter   |
| IBF   | Input buffer full flag   | T <sub>0</sub>                               | Test pin 0  |
| m   | Destination address  | T <sub>1</sub>                               | Test pin 1  |
| m <sub>7</sub> m <sub>6</sub> m <sub>5</sub> m <sub>4</sub> m <sub>3</sub> m <sub>2</sub> m <sub>1</sub> m <sub>0</sub> | Second byte (low-order 8 bits) machine code corresponding to destination address | TCNTF  | Timer/event counter interrupt flip-flop                             |
| m <sub>10</sub> m <sub>9</sub> m <sub>8</sub>   | Bits 5-7 of first byte (high-order 3 bits) machine code                          | TF   | Timer flag  |
| (M(A))  | Content of memory location addressed by register A                               | #  | Symbol to indicate immediate data                                   |
| (M(Rr))   | Content of memory location addressed by register Rr                              | @  | Symbol to indicate content of memory location addressed by register |
| (Mx(Rr))  | Content of external memory location addressed by register Rr                     | ←  | Shows direction of data flow  |
| n   | Value of immediate data  | →  | Exchanges contents of data  |
| n <sub>7</sub> n <sub>6</sub> n <sub>5</sub> n <sub>4</sub> n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub> | Immediate data of second byte machine code                                       | ( )  | Contents of register, memory location or flag                       |
| OBF   | Output buffer full flag  | Λ  | Logical AND   |
| p   | Port number  | ∨  | Logical OR  |
| P <sub>P</sub>  | Port designator  | ⊕  | Exclusive OR  |
| P <sub>1</sub> P <sub>0</sub>   | Bits of machine code corresponding to port number                                | —  | Negation  |
|   |  | ○  | Content of flag is set or reset after execution                     |

**MITSUBISHI MICROCOMPUTERS**  
**M5L8041A-XXXP**

SLAVE MICROCOMPUTER

## DESCRIPTION

The M5L8041A-XXXP is a general-purpose, programmable interface device designed for use with a variety of 8-bit microcomputer systems. This device is fabricated using N-channel silicon-gate ED-MOS technology.


## FEATURES

- Mask ROM ..... 1024-word by 8-bit
- Static RAM ..... 64-word by 8-bit
- 18 programmable I/O pins
- Asynchronous data register for interface to master processor
- 8-bit CPU, ROM, RAM, I/O, timer, clock and low power, stand-by mode
- Single 5V supply
- Alternative to custom LSI
- Interchangeable with i8041A

## APPLICATION

Alternative to custom LSI for peripheral interface

## PIN CONFIGURATION (TOP VIEW)




Outline 40P4

5

Note 1 : Connect to V<sub>SS</sub> in the operating condition.

## BLOCK DIAGRAM



**SLAVE MICROCOMPUTER****FUNCTION**

The M5L8041A-XXXP is designed as an ordinary 8-bit CPU peripheral LSI chip and it contains a small stand-alone microcomputer. Although this microcomputer functions independently, when it is used as a peripheral controller, it is called the slave microcomputer in contrast to the master computer. These two devices can transfer the data alterna-

tively through the buffer register between them. The M5L8041A-XXXP contains the buffer register to use this LSI as a slave microcomputer and it can be accessed in the same way as other standard peripheral devices. Since the M5L8041A-XXXP is a complete microcomputer, it is easy to develop a user-oriented mask-programmed peripheral LSI only by changing the control software.

**PIN DESCRIPTION**

| Pin              | Name                | Input or output | Function  |
|------------------|---------------------|-----------------|---|
| $V_{SS}$         | Ground              | —               | Connected to a 0V supply (ground).  |
| $V_{CC}$         | Main power supply   | —               | Connected to a 5V supply.   |
| $V_{DD}$         | Power supply        | —               | Connected to a 5V supply.<br>Used as a memory hold when $V_{CC}$ is cut off.  |
| $T_0$            | Test pin 0          | Input           | Provides external control of conditional program jumps (JTO/JNTO instructions).   |
| $X_1, X_2$       | Crystal inputs      | Input           | An internal clock circuit is provided so that by connecting an RC circuit or crystal to these input pins the clock frequency can be determined. Pins $X_1$ and $X_2$ can also be used to input an external clock signal.  |
| RESET            | Reset               | Input           | CPU initialization input.   |
| SS               | Single step         | Input           | Used to halt the execution of a command by the CPU. When used in combination with the SYNC signal, the command execution of the CPU can be halted every instruction to enable single step operation.  |
| CS               | Chip select input   | Input           | Chip select input data bus control.   |
| EA               | External access     | Input           | Normally maintained at 0V.  |
| R                | Read enable signal  | Input           | Serves as the read signal when the master CPU is accepting data on the data bus from the M5L8041A-XXXP.   |
| $A_0$            | Address input       | Input           | An address input used to indicate whether the signal on the data bus is data or a command.  |
| W                | Write enable signal | Input           | Serves as the write signal when the master CPU is outputting data from the bus to the M5L8041A-XXXP.  |
| SYNC             | Sync signal output  | Output          | Output 1 time for each machine cycle.   |
| $DQ_0 \sim DQ_7$ | Data bus            | Input/output    | Three-state, bidirectional data bus. Data bus is used to interface the M5L8041A-XXXP to a master system data bus.   |
| $P2_0 \sim P2_7$ | Port 2              | Input/output    | Quasi-bidirectional port. When used as an input port, FF <sub>16</sub> must first be output to this port.<br>After resetting, however, when not used afterwards as an output port, this is not necessary.<br>$P2_0 \sim P2_3$ are used when the M5L8243P I/O port expander is used. |
| PROG             | Program             | Output          | Serves as the strobe signal when the M5L8243P I/O expander is used.   |
| $P1_0 \sim P1_7$ | Port 1              | Input/output    | Quasi-bidirectional port. When used as an input port, FF <sub>16</sub> must first be output to this port.<br>After resetting, however, when not used afterwards as an output port, this is not necessary.   |
| $T_1$            | Test pin 1          | Input           | Provides external control of conditional program jumps (JTI/JNTI instructions).<br>Can serve as the input pin for the event counter (STRT CNT instructions).  |

## ABSOLUTE MAXIMUM RATINGS

| Symbol    | Parameter                   | Conditions               | Limits  | Unit |
|-----------|-----------------------------|--------------------------|---------|------|
| $V_{CC}$  | Supply voltage              | with respect to $V_{SS}$ | -0.5~7  | V    |
| $V_{DD}$  | Supply voltage              |                          | -0.5~7  | V    |
| $V_I$     | Input voltage               |                          | -0.5~7  | V    |
| $V_O$     | Output voltage              |                          | -0.5~7  | V    |
| $P_d$     | Power dissipation           | $T_a = 25^\circ\text{C}$ | 1500    | mW   |
| $T_{opr}$ | Operating temperature range |                          | -20~75  | °C   |
| $T_{stg}$ | Storage temperature range   |                          | -65~150 | °C   |

## RECOMMENDED OPERATING CONDITIONS

| Symbol    | Parameter                | Limits |     |     | Unit |
|-----------|--------------------------|--------|-----|-----|------|
|           |                          | Min    | Nom | Max |      |
| $V_{CC}$  | Supply voltage           | 4.5    | 5   | 5.5 | V    |
| $V_{DD}$  | Supply voltage           | 4.5    | 5   | 5.5 | V    |
| $V_{SS}$  | Supply voltage           |        | 0   |     | V    |
| $V_{IH}$  | High-level input voltage |        | 2   |     | V    |
| $V_{IL}$  | Low-level input voltage  |        |     | 0.8 | V    |
| $f(\phi)$ | Operating frequency      | 1      |     | 6   | MHz  |

ELECTRICAL CHARACTERISTICS ( $T_a = -20\sim75^\circ\text{C}$ ,  $V_{CC} = 5\text{ V}\pm10\%$ , unless otherwise noted)

| Symbol            | Parameter  | Test conditions                      | Limits |     |      | Unit          |
|-------------------|--|--------------------------------------|--------|-----|------|---------------|
|                   |  |                                      | Min    | Typ | Max  |               |
| $V_{IL}$          | Low-level input voltage  |                                      | -0.5   |     | 0.8  | V             |
| $V_{IH1}$         | High-level input voltage (all except $X_1, X_2$ , RESET)               |                                      |        | 2   |      | $V_{CC}$      |
| $V_{IH2}$         | High-level input voltage ( $X_1, X_2$ , RESET)                         |                                      |        | 3.8 |      | $V_{CC}$      |
| $V_{OL1}$         | Low-level output voltage ( $DQ_0\sim DQ_7$ , SYNC)                     | $I_{OL} = 2\text{mA}$                |        |     | 0.45 | V             |
| $V_{OL2}$         | Low-level output voltage (all except $DQ_0\sim DQ_7$ , SYNC, PROG)     | $I_{OL} = 1.6\text{ mA}$             |        |     | 0.45 | V             |
| $V_{OL3}$         | Low-level output voltage (PROG)  | $I_{OL} = 1\text{ mA}$               |        |     | 0.45 | V             |
| $V_{OH1}$         | High-level output voltage ( $DQ_0\sim DQ_7$ )                          | $I_{OH} = -400\mu\text{A}$           |        | 2.4 |      | V             |
| $V_{OH2}$         | High-level output voltage (all other outputs)                          | $I_{OH} = -50\mu\text{A}$            |        | 2.4 |      | V             |
| $I_I$             | Input leakage current ( $T_0, T_1$ , RD, WR, CS, A <sub>0</sub> )      | $V_{SS} \leq V_I \leq V_{CC}$        | -10    |     | 10   | $\mu\text{A}$ |
| $I_{OZL}$         | Off-state output leakage current ( $DQ_0\sim DQ_7$ )                   | $V_{SS} + 0.45 \leq V_O \leq V_{CC}$ | -10    |     | 10   | $\mu\text{A}$ |
| $I_{IL1}$         | Low-level input current ( $P_{I_0}\sim P_{I_1}, P_{2_0}\sim P_{2_1}$ ) | $V_{IL} = 0.8\text{V}$               | -0.5   |     |      | mA            |
| $I_{IL2}$         | Low-level input current (RESET, SS)                                    | $V_{IL} = 0.8\text{V}$               | -0.2   |     |      | mA            |
| $I_{DD}$          | Supply current from $V_{DD}$   |                                      |        |     | 6    | 15            |
| $I_{CC} + I_{DD}$ | Total supply current   |                                      |        |     | 65   | 125           |

SLAVE MICROCOMPUTER

**TIMING REQUIREMENTS** ( $T_a = -20\sim75^\circ C$ ,  $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)

**DBB Read**

| Symbol         | Parameter                          | Alternative symbol | Test conditions         | Limits |     |     | Unit    |
|----------------|------------------------------------|--------------------|-------------------------|--------|-----|-----|---------|
|                |                                    |                    |                         | Min    | Typ | Max |         |
| $t_C(\phi)$    | Cycle time                         | $t_{CY}$           |                         | 2,5    |     | 15  | $\mu s$ |
| $t_W(R)$       | Read pulse width                   | $t_{RR}$           | $t_C(\phi) = 2.5 \mu s$ | 250    |     |     | ns      |
| $t_{SU}(CS-R)$ | Chip-select setup time before read | $t_{AR}$           |                         | 0      |     |     | ns      |
| $t_h(R-CS)$    | Chip-select hold time after read   | $t_{RA}$           |                         | 0      |     |     | ns      |

**DBB Write**

| Symbol         | Parameter                                 | Alternative symbol | Test conditions | Limits |     |     | Unit |
|----------------|---|--------------------|-----------------|--------|-----|-----|------|
|                |   |                    |                 | Min    | Typ | Max |      |
| $t_W(w)$       | Write pulse width                         | $t_{WW}$           |                 | 250    |     |     | ns   |
| $t_{SU}(CS-W)$ | $\bar{CS}, A_0$ , setup time before write | $t_{AW}$           |                 | 0      |     |     | ns   |
| $t_h(W-CS)$    | $\bar{CS}, A_0$ , hold time after write   | $t_{WA}$           |                 | 0      |     |     | ns   |
| $t_{SU}(DQ-W)$ | Data setup time before write              | $t_{DW}$           |                 | 150    |     |     | ns   |
| $t_h(W-DQ)$    | Data hold time after write                | $t_{WD}$           |                 | 0      |     |     | ns   |

**Port 2**

| Symbol          | Parameter                           | Alternative symbol | Test conditions | Limits |     |     | Unit |
|-----------------|-------------------------------------|--------------------|-----------------|--------|-----|-----|------|
|                 |                                     |                    |                 | Min    | Typ | Max |      |
| $t_W(PR)$       | PROG pulse width                    | $t_{PP}$           |                 | 1200   |     |     | ns   |
| $t_{SU}(PC-PR)$ | Port control setup time before PROG | $t_{CP}$           | $C_L = 80pF$    | 110    |     |     | ns   |
| $t_h(PR-PC)$    | Port control hold time after PROG   | $t_{PC}$           | $C_L = 20pF$    | 100    |     |     | ns   |
| $t_{SU}(Q-PR)$  | Output data setup time before PROG  | $t_{DP}$           | $C_L = 80pF$    | 250    |     |     | ns   |
| $t_{SU}(D-PR)$  | Input data hold time before PROG    | $t_{PR}$           | $C_L = 80pF$    |        |     | 810 | ns   |
| $t_h(PR-D)$     | Input data hold time after PROG     | $t_{PF}$           | $C_L = 20pF$    | 0      |     | 150 | ns   |

**DMA**

| Symbol           | Parameter                         | Alternative symbol | Test conditions | Limits |     |     | Unit |
|------------------|-----------------------------------|--------------------|-----------------|--------|-----|-----|------|
|                  |                                   |                    |                 | Min    | Typ | Max |      |
| $t_{SU}(DACK-R)$ | Data acknowledge time before read | $t_{ACC}$          |                 | 0      |     |     | ns   |
| $t_h(R-DACK)$    | Data hold time after read         | $t_{CAC}$          |                 | 0      |     |     | ns   |
| $t_{SU}(DACK-W)$ | Data setup time before write      | $t_{ACC}$          |                 | 0      |     |     | ns   |
| $t_h(W-DACK)$    | Data hold time after write        | $t_{CAC}$          |                 | 0      |     |     | ns   |

Note 1 : Input voltage level  $V_{IL} = 0.45V$ ,  $V_{IH} = 2.4V$ .

**SWITCHING CHARACTERISTICS** ( $T_a = -20\sim75^\circ C$ ,  $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)

**DBB Read**

| Symbol           | Parameter                         | Alternative symbol | Test conditions | Limits |     |     | Unit |
|------------------|-----------------------------------|--------------------|-----------------|--------|-----|-----|------|
|                  |                                   |                    |                 | Min    | Typ | Max |      |
| $t_{PZX}(CS-DQ)$ | Data enable time after $\bar{CS}$ | $t_{AD}$           | $C_L = 150 pF$  |        |     | 225 | ns   |
| $t_{PZX}(A0-DQ)$ | Data enable time after address    | $t_{AD}$           | $C_L = 150 pF$  |        |     | 225 | ns   |
| $t_{PZX}(R-DQ)$  | Data enable time after read       | $t_{RD}$           | $C_L = 150 pF$  |        |     | 225 | ns   |
| $t_{PZX}(R-DQ)$  | Data disable time after read      | $t_{DF}$           |                 |        |     | 100 | ns   |

**DMA**


| Symbol             | Parameter                    | Alternative symbol | Test conditions | Limits |     |     | Unit |
|--------------------|------------------------------|--------------------|-----------------|--------|-----|-----|------|
|                    |                              |                    |                 | Min    | Typ | Max |      |
| $t_{PZX}(DACK-DQ)$ | Data enable time after DACK  | $t_{ACD}$          | 150 pF Load     |        |     | 225 | ns   |
| $t_{PHL}(R-DRQ)$   | DRQ disable time after read  | $t_{CRO}$          | 150 pF Load     |        |     | 200 | ns   |
| $t_{PHL}(W-DRQ)$   | DRQ disable time after write | $t_{CRO}$          | 150 pF Load     |        |     | 200 | ns   |

Note 2 : Output voltage discriminating levels, low and high, are 0.8V and 2.0V respectively.


SLAVE MICROCOMPUTER

**TIMING DIAGRAMS**

**Read**




**Write**




5

**Port 2**









**DMA**




SLAVE MICROCOMPUTER

TYPICAL CHARACTERISTICS




**SLAVE MICROCOMPUTER****APPLICATION EXAMPLES**

## (1) Interface with M5L8085AP



5

## (2) Interface with MELPS 8-48 Microcomputer and M5L8243P



# MITSUBISHI MICROCOMPUTERS

## M5L8042-XXXP

### SLAVE MICROCOMPUTER

#### DESCRIPTION

The M5L8042-XXXP is a general-purpose programmable interface device designed for use with a variety of 8-bit microcomputer systems. The device is fabricated using n-channel silicon-gate ED-MOS technology.


#### FEATURES

- Mask ROM ..... 2048-word by 8-bit
- Static RAM ..... 128-word by 8-bit
- 18 programmable I/O pins
- Asynchronous data register for interface to master processor
- 8-bit CPU, ROM, RAM, I/O, timer, clock and low-power stand-by mode
- Single 5V power supply
- Alternative to custom LSI
- Interchangeable with i8042

#### APPLICATION


Alternative to custom LSI for peripheral interfaces

#### PIN CONFIGURATION (TOP VIEW)



Note 1 : Connect to V<sub>ss</sub> in the operating condition.

#### BLOCK DIAGRAM



**SLAVE MICROCOMPUTER****FUNCTION**

The M5L8042-XXXP is designed as an ordinary 8-bit CPU peripheral LSI chip and it contains a small stand-alone microcomputer. Although this microcomputer functions independently, when it is used as a peripheral controller, it is called the slave microcomputer in contrast to the master computer. These two devices can transfer the data alternatively through the buffer register between them. The

M5L8042-XXXP contains the buffer register to use this LSI as a slave microcomputer and it can be accessed in the same way as other standard peripheral devices. Since the M5L8042-XXXP is a complete microcomputer, it is easy to develop a user-oriented mask-programmed peripheral LSI only by changing the control software.

**PIN DESCRIPTION**

| Pin                              | Name                | Input or output | Function   |
|----------------------------------|---------------------|-----------------|--|
| V <sub>ss</sub>                  | Ground              | —               | Connected to a 0V supply (ground).   |
| V <sub>cc</sub>                  | Main power supply   | —               | Connected to a 5V supply.  |
| V <sub>dd</sub>                  | Power supply        | —               | Connected to a 5V supply.<br>Used as a memory hold when V <sub>cc</sub> is cut off.  |
| T <sub>0</sub>                   | Test pin 0          | Input           | Provides external control of conditional program jumps (JTO/JNTO instructions).  |
| X <sub>1</sub> , X <sub>2</sub>  | Crystal inputs      | Input           | An internal clock circuit is provided so that by connecting an RC circuit or crystal to these input pins, the clock frequency can be determined. X <sub>1</sub> and X <sub>2</sub> can also be used to input an external clock signal.   |
| RESET                            | Reset               | Input           | CPU initialization input.  |
| SS                               | Single step         | Input           | Used to halt the execution of a command by the CPU. When used in combination with the SYNC signal, the command execution of the CPU can be halted every instruction to enable single step operation.   |
| CS                               | Chip select input   | Input           | Chip select input for data bus control.  |
| EA                               | External access     | Input           | Normally maintained at 0V.   |
| R                                | Read enable signal  | Input           | Serves as the read signal when the master CPU is accepting data on the data bus from the M5L8042-XXXP.   |
| A <sub>0</sub>                   | Address input       | Input           | An address input used to indicate whether the signal on the data bus is data or a command.   |
| W                                | Write enable signal | Input           | Serves as the write signal when the master CPU is outputting data from the bus to the M5L8042-XXXP.  |
| SYNC                             | Sync signal output  | Output          | Output 1 time for each machine cycle.  |
| DQ <sub>0</sub> ~DQ <sub>7</sub> | Data bus            | Input/output    | Three-state, bidirectional data bus. Data bus is used to interface the M5L8042-XXXP to a master system data bus.   |
| P2 <sub>0</sub> ~P2 <sub>7</sub> | Port 2              | Input/output    | Quasi-bidirectional port. When used as an input port, FF <sub>16</sub> must first be output to this port. After resetting, however, when not used afterwards as an output port, this is not necessary. P2 <sub>0</sub> ~P2 <sub>3</sub> are used when the M5L8243P I/O expander is used. |
| PROG                             | Program             | Output          | Serves as the strobe signal when the M5L8243P I/O expander is used.  |
| P1 <sub>0</sub> ~P1 <sub>7</sub> | Port 1              | Input/output    | Quasi-bidirectional port. When used as an input port, FF <sub>16</sub> must first be output to this port. After resetting, however, when not used afterwards as an output port, this is not necessary.   |
| T <sub>1</sub>                   | Test pin 1          | Input           | Provides external control of conditional program jumps (JTI/JNTI instructions). Can serve as the input pin for the event counter (STRT CNT instruction).   |

## SLAVE MICROCOMPUTER

## ABSOLUTE MAXIMUM RATINGS

| Symbol    | Parameter                   | Conditions               | Limits  | Unit |
|-----------|-----------------------------|--------------------------|---------|------|
| $V_{CC}$  | Supply voltage              | With respect to $V_{SS}$ | -0.5~7  | V    |
| $V_{DD}$  | Supply voltage              |                          | -0.5~7  | V    |
| $V_I$     | Input voltage               |                          | -0.5~7  | V    |
| $V_O$     | Output voltage              |                          | -0.5~7  | V    |
| $P_d$     | Power dissipation           | $T_a = 25^\circ C$       | 1500    | mW   |
| $T_{opr}$ | Operating temperature range |                          | 0~70    | °C   |
| $T_{stq}$ | Storage temperature range   |                          | -65~150 | °C   |

## RECOMMENDED OPERATING CONDITIONS

| Symbol    | Parameter                | Limits |     |     | Unit |
|-----------|--------------------------|--------|-----|-----|------|
|           |                          | Min    | Nom | Max |      |
| $V_{CC}$  | Supply voltage           | 4.5    | 5   | 5.5 | V    |
| $V_{DD}$  | Supply voltage           | 4.5    | 5   | 5.5 | V    |
| $V_{SS}$  | Supply voltage           |        | 0   |     | V    |
| $V_{IH}$  | High-level input voltage | 2.2    |     |     | V    |
| $V_{IL}$  | Low-level input voltage  |        |     | 0.8 | V    |
| $f(\phi)$ | Operating frequency      | 1      |     | 12  | MHz  |

ELECTRICAL CHARACTERISTICS ( $T_a = 0\sim 70^\circ C$ ,  $V_{CC} = 5 V \pm 10\%$ , unless otherwise noted)

| Symbol            | Parameter   | Test conditions                      | Limits |     |          | Unit    |
|-------------------|---|--------------------------------------|--------|-----|----------|---------|
|                   |   |                                      | Min    | Typ | Max      |         |
| $V_{IL}$          | Low-level input voltage   |                                      | -0.5   |     | 0.8      | V       |
| $V_{IH1}$         | High-level input voltage (all except X <sub>1</sub> , X <sub>2</sub> , RESET)                         |                                      | 2.2    |     | $V_{CC}$ | V       |
| $V_{IH2}$         | High-level input voltage (X <sub>1</sub> , X <sub>2</sub> , RESET)                                    |                                      | 3.8    |     | $V_{CC}$ | V       |
| $V_{OL1}$         | Low-level output voltage (DQ <sub>0</sub> ~DQ <sub>7</sub> )  | $I_{OL} = 2mA$                       |        |     | 0.45     | V       |
| $V_{OL2}$         | Low-level output voltage (P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> , SYNC) | $I_{OL} = 1.6mA$                     |        |     | 0.45     | V       |
| $V_{OL3}$         | Low-level output voltage (PROG)   | $I_{OL} = 1mA$                       |        |     | 0.45     | V       |
| $V_{OH1}$         | High-level output voltage (DQ <sub>0</sub> ~DQ <sub>7</sub> )   | $I_{OH} = -400\mu A$                 | 2.4    |     |          | V       |
| $V_{OH2}$         | High-level output voltage (all other outputs)   | $I_{OH} = -50\mu A$                  | 2.4    |     |          | V       |
| $I_I$             | Input leakage current ( $T_0$ , T <sub>1</sub> , R, W, CS, A <sub>0</sub> , EA)                       | $V_{SS} \leq V_I \leq V_{CC}$        | -10    |     | 10       | $\mu A$ |
| $I_{OZL}$         | High-impedance state output leakage current (DQ <sub>0</sub> ~DQ <sub>7</sub> )                       | $V_{SS} + 0.45 \leq V_O \leq V_{CC}$ | -10    |     | 10       | $\mu A$ |
| $I_{IL1}$         | Low-level input load current (P1 <sub>0</sub> ~P1 <sub>7</sub> , P2 <sub>0</sub> ~P2 <sub>7</sub> )   | $V_{IL} = 0.8V$                      | -0.5   |     |          | mA      |
| $I_{IL2}$         | Low-level input load current (RESET, SS)  | $V_{IL} = 0.8V$                      | -0.2   |     |          | mA      |
| $I_{DD}$          | Supply current from $V_{DD}$  |                                      |        |     | 10       | mA      |
| $I_{CC} + I_{DD}$ | Total supply current  |                                      |        |     | 145      | mA      |

**SLAVE MICROCOMPUTER**

**TIMING REQUIREMENTS** ( $T_a = 0\sim70^\circ C$ ,  $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)

**DBB Read**

| Symbol         | Parameter                          | Alternative symbol | Test conditions          | Limits |     |     | Unit    |
|----------------|------------------------------------|--------------------|--------------------------|--------|-----|-----|---------|
|                |                                    |                    |                          | Min    | Typ | Max |         |
| $t_C(\phi)$    | Cycle time                         | $t_{CY}$           |                          | 1.25   |     | 15  | $\mu s$ |
| $t_W(R)$       | Read pulse width                   | $t_{RR}$           | $t_C(\phi) = 1.25 \mu s$ | 160    |     |     | ns      |
| $t_{SU}(CS-R)$ | Chip select setup time before read | $t_{AR}$           |                          | 0      |     |     | ns      |
| $t_H(R-CS)$    | Chip select hold time after read   | $t_{RA}$           |                          | 0      |     |     | ns      |

**DBB Write**

| Symbol         | Parameter                                    | Alternative symbol | Test conditions | Limits |     |     | Unit |
|----------------|--|--------------------|-----------------|--------|-----|-----|------|
|                |  |                    |                 | Min    | Typ | Max |      |
| $t_W(W)$       | Write pulse width                            | $t_{WW}$           |                 | 160    |     |     | ns   |
| $t_{SU}(CS-W)$ | CS, A <sub>0</sub> , setup time before write | $t_{AW}$           |                 | 0      |     |     | ns   |
| $t_H(W-CS)$    | CS, A <sub>0</sub> , hold time after write   | $t_{WA}$           |                 | 0      |     |     | ns   |
| $t_{SU}(DQ-W)$ | Data setup time before write                 | $t_{DW}$           |                 | 130    |     |     | ns   |
| $t_H(W-DQ)$    | Data hold time after write                   | $t_{WD}$           |                 | 0      |     |     | ns   |

**Port 2**

| Symbol          | Parameter                           | Alternative symbol | Test conditions | Limits |     |     | Unit |
|-----------------|-------------------------------------|--------------------|-----------------|--------|-----|-----|------|
|                 |                                     |                    |                 | Min    | Typ | Max |      |
| $t_W(PR)$       | PROG pulse width                    | $t_{PP}$           |                 | 700    |     |     | ns   |
| $t_{SU}(PC-PR)$ | Port control setup time before PROG | $t_{CP}$           | $C_L = 80pF$    | 80     |     |     | ns   |
| $t_H(PP-PC)$    | Port control hold time after PROG   | $t_{PC}$           | $C_L = 20pF$    | 60     |     |     | ns   |
| $t_{SU}(Q-PR)$  | Output data setup time before PROG  | $t_{DP}$           | $C_L = 80pF$    | 200    |     |     | ns   |
| $t_{SU}(D-PR)$  | Input data hold time before PROG    | $t_{PR}$           | $C_L = 80pF$    |        |     | 650 | ns   |
| $t_H(PP-D)$     | Input data hold time after PROG     | $t_{PF}$           | $C_L = 20pF$    | 0      |     | 150 | ns   |

**DMA**

| Symbol           | Parameter                    | Alternative symbol | Test conditions | Limits |     |     | Unit |
|------------------|------------------------------|--------------------|-----------------|--------|-----|-----|------|
|                  |                              |                    |                 | Min    | Typ | Max |      |
| $t_{SU}(DACK-R)$ | DACK setup time before read  | $t_{ACC}$          |                 | 0      |     |     | ns   |
| $t_H(R-DACK)$    | DACK hold time after read    | $t_{CAC}$          |                 | 0      |     |     | ns   |
| $t_{SU}(DACK-W)$ | DACK setup time before write | $t_{ACC}$          |                 | 0      |     |     | ns   |
| $t_H(W-DACK)$    | DACK hold time after write   | $t_{CAC}$          |                 | 0      |     |     | ns   |

Note 1 : Input voltage level  $V_{IL} = 0.45V$ ,  $V_{IH} = 2.4V$ .

**SWITCHING CHARACTERISTICS** ( $T_a = 0\sim70^\circ C$ ,  $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)

**DBB Read**

| Symbol           | Parameter                      | Alternative symbol | Test conditions | Limits |     |     | Unit |
|------------------|--------------------------------|--------------------|-----------------|--------|-----|-----|------|
|                  |                                |                    |                 | Min    | Typ | Max |      |
| $t_{PZX}(CS-DQ)$ | Data enable time after CS      | $t_{AD}$           | $C_L = 100 pF$  |        |     | 130 | ns   |
| $t_{PZX}(A0-DQ)$ | Data enable time after address | $t_{AD}$           | $C_L = 100 pF$  |        |     | 130 | ns   |
| $t_{PZX}(R-DQ)$  | Data enable time after read    | $t_{RD}$           | $C_L = 100 pF$  |        |     | 130 | ns   |
| $t_{PZX}(R-DQ)$  | Data disable time after read   | $t_{DF}$           |                 |        |     | 85  | ns   |

**DMA**


| Symbol             | Parameter                    | Alternative symbol | Test conditions | Limits |     |     | Unit |
|--------------------|------------------------------|--------------------|-----------------|--------|-----|-----|------|
|                    |                              |                    |                 | Min    | Typ | Max |      |
| $t_{PZX}(DACK-DQ)$ | Data enable time after DACK  | $t_{ACD}$          | $C_L = 150 pF$  |        |     | 130 | ns   |
| $t_{PHL}(R-DRQ)$   | DRQ disable time after read  | $t_{CRQ}$          |                 |        |     | 90  | ns   |
| $t_{PHL}(W-DRQ)$   | DRQ disable time after write | $t_{CRQ}$          |                 |        |     | 90  | ns   |

Note 2 : Output voltage discriminating levels, low and high, are 0.8V and 2.0V respectively.


## SLAVE MICROCOMPUTER

## TIMING DIAGRAMS


## Read




## Write









## Port 2



## DMA




## TYPICAL CHARACTERISTICS




**SLAVE MICROCOMPUTER****APPLICATION EXAMPLES**

## (1) Interface with M5L8085AP



## (2) Interface with MELPS 8-48 Microcomputer and M5L8243P



---

## **LSIs FOR PERIPHERAL CIRCUITS**

---



MITSUBISHI MICROCOMPUTERS

# M50780SP/M50781SP M50782SP/M50783SP

INPUT/OUTPUT EXPANDER

## DESCRIPTION

These devices, fabricated using the aluminum gate CMOS process and used for input/output port expansion, are ideal LSIs for connection to the single-chip 4-bit microcomputer series.

The M50780SP and M50782SP are housed in a 40-pin plastic mold DIL package while the M50781SP and M50783SP are housed in a 28-pin plastic mold DIL package.

## FEATURES

- Wide operating voltage range . . . . . 3 ~ 14V
- Low power dissipation
- Interchangeable with TI's TMS1025C and TMS1024C in terms of pin connections and electrical characteristics (M50780SP and M50781SP)

## APPLICATION

I/O expansion for the single-chip microcomputer series


## FUNCTION

M50780SP, M50781SP, M50782SP and M50783SP are configured with 4 or 7 groups of input/output ports, 1 group of input/output ports, a port selector circuit and mode control circuit, and operation is possible in the latch or multiplexer mode.

**Table 1 Configurations**


| Expander             | Outline          | CE pin | Requirements for reset                             | Compatible expanders |
|----------------------|------------------|--------|--|----------------------|
| M50780SP<br>M50781SP | 40-pin<br>28-pin | CE     | S <sub>0</sub> ~S <sub>2</sub> = low<br>STD = (+)  | TMS1025C<br>TMS1024C |
| M50782SP<br>M50783SP | 40-pin<br>28-pin | CE     | S <sub>0</sub> ~S <sub>2</sub> = low<br>STD = high |                      |

## PIN CONFIGURATIONS (TOP VIEW)



Outline 40P4B

Note 1: M50782SP has a CE pin.



Outline 28P4B

Note 2: M50783SP has a CE pin.

**Table 2 Pin Description**

| Symbol   | Name                   | Function   |
|--|------------------------|--|
| <b>MS</b>  | Mode select input      | Latch mode at high; multiplexer mode at low.   |
| <b>STD</b>   | Strobe input           | This input is valid in latch mode and data latched by the fall ( $\downarrow$ ) are output to output port. Input data are read into latch at high level. At low level latch data are output. |
| <b>CE (CE)</b>   | Chip enable input      | This input is valid in multiplexer mode.   |
| <b>R<sub>0</sub>~R<sub>3</sub></b>   | Input/output port      | 4-bit bidirectional input/output ports. Input in latch mode; output in multiplexer mode.   |
| <b>P<sub>10</sub>~P<sub>13</sub></b><br><b>P<sub>20</sub>~P<sub>23</sub></b><br><b>P<sub>30</sub>~P<sub>33</sub></b><br><b>P<sub>40</sub>~P<sub>43</sub></b><br><b>P<sub>50</sub>~P<sub>53</sub></b><br><b>P<sub>60</sub>~P<sub>63</sub></b><br><b>P<sub>70</sub>~P<sub>73</sub></b> | Input/output ports 1~7 | 4-bit bidirectional input/output ports. Output in latch mode; input in multiplexer mode.   |

**M50780SP、M50781SP****Table 3 Latch Modes**

| Input |    |     |                                |                                | Latch          | Output<br>Q (P <sub>n0</sub> , P <sub>n1</sub> , P <sub>n2</sub> , P <sub>n3</sub> ) |
|-------|----|-----|--------------------------------|--------------------------------|----------------|--|
| MS    | CE | STD | S <sub>0</sub> ~S <sub>2</sub> | R <sub>0</sub> ~R <sub>3</sub> |                |  |
| H     | X  | ↓   | n                              | H                              | H              | H (P <sub>n0</sub> ~P <sub>n3</sub> )  |
| H     | X  | ↓   | n                              | L                              | L              | L (P <sub>n0</sub> ~P <sub>n3</sub> )  |
| H     | X  | L   | 0,n                            | X                              | Q <sub>0</sub> | Q <sub>0</sub> (All ports)   |
| H     | X  | H   | 0,n                            | X                              | Q <sub>0</sub> | Q <sub>0</sub> (All ports)   |
| H     | X  | ↓   | 0                              | X                              | L              | L (All ports)  |
| L     | L  | X   | 0,n                            | X                              | Q <sub>0</sub> | Z (All ports)  |

**Table 4 Multiplexer Modes**

| Input |    |     |                                |                                  | Output   |
|-------|----|-----|--------------------------------|----------------------------------|--|
| MS    | CE | STD | S <sub>0</sub> ~S <sub>2</sub> | P <sub>n0</sub> ~P <sub>n3</sub> | Q (R <sub>0</sub> , R <sub>1</sub> , R <sub>2</sub> , R <sub>3</sub> ) |
| L     | L  | X   | 0,n                            | X                                | Z  |
| L     | H  | X   | n                              | H                                | H  |
| L     | H  | X   | n                              | L                                | L  |
| L     | X  | X   | 0                              | X                                | Z  |

**M50782SP、M50783SP****Table 5 Latch Modes**

| Input |    |     |                                |                                | Latch          | Output<br>Q (P <sub>n0</sub> , P <sub>n1</sub> , P <sub>n2</sub> , P <sub>n3</sub> ) |
|-------|----|-----|--------------------------------|--------------------------------|----------------|--|
| MS    | CE | STD | S <sub>0</sub> ~S <sub>2</sub> | R <sub>0</sub> ~R <sub>3</sub> |                |  |
| H     | X  | H   | n                              | H                              | —*             | H (P <sub>n0</sub> ~P <sub>n3</sub> )  |
| H     | X  | H   | n                              | L                              | —*             | L (P <sub>n0</sub> ~P <sub>n3</sub> )  |
| H     | X  | ↓   | n                              | H                              | H              | H (P <sub>n0</sub> ~P <sub>n3</sub> )  |
| H     | X  | ↓   | n                              | L                              | L              | L (P <sub>n0</sub> ~P <sub>n3</sub> )  |
| H     | X  | L   | 0,n                            | X                              | Q <sub>0</sub> | Q <sub>0</sub> (All ports)   |
| H     | X  | H   | 0                              | X                              | —*             | L (All ports)  |
| L     | H  | L   | n                              | X                              | Q <sub>0</sub> | Z (All ports)  |

\* Not latched

**Table 6 Multiplexer Modes**

| Input |    |     |                                |                                  | Output   |
|-------|----|-----|--------------------------------|----------------------------------|--|
| MS    | CE | STD | S <sub>0</sub> ~S <sub>2</sub> | P <sub>n0</sub> ~P <sub>n3</sub> | Q (R <sub>0</sub> , R <sub>1</sub> , R <sub>2</sub> , R <sub>3</sub> ) |
| L     | H  | X   | 0,n                            | X                                | Z  |
| L     | L  | X   | n                              | H                                | H  |
| L     | L  | X   | n                              | L                                | L  |
| L     | X  | X   | 0                              | X                                | Z  |

X : High or low


Z : High-impedance state

MITSUBISHI MICROCOMPUTERS  
**M50780SP/M50781SP**  
**M50782SP/M50783SP**

**INPUT/OUTPUT EXPANDER**


**BLOCK DIAGRAMS**

**M50780SP**



Note 1: M50782SP has a CE pin.

**M50781SP**



Note 2: M50783SP has a CE pin.

**MITSUBISHI MICROCOMPUTERS**  
**M50780SP/M50781SP**  
**M50782SP/M50783SP**

**INPUT/OUTPUT EXPANDER**

**Table 7 Function Table**

| n | S <sub>2</sub> | S <sub>1</sub> | S <sub>0</sub> | M50780SP, M50782SP               |                                  |                                  |                                  | M50781SP, M50783SP               |                                  |                                  |  |
|---|----------------|----------------|----------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|--|
|   |                |                |                | P <sub>10</sub> ~P <sub>13</sub> | P <sub>20</sub> ~P <sub>23</sub> | P <sub>30</sub> ~P <sub>33</sub> | P <sub>40</sub> ~P <sub>43</sub> | P <sub>50</sub> ~P <sub>53</sub> | P <sub>60</sub> ~P <sub>63</sub> | P <sub>70</sub> ~P <sub>73</sub> |  |
| 1 | L              | L              | H              | ○                                |                                  |                                  |                                  |                                  |                                  |                                  |  |
| 2 | L              | H              | L              |                                  | ○                                |                                  |                                  |                                  |                                  |                                  |  |
| 3 | L              | H              | H              |                                  |                                  | ○                                |                                  |                                  |                                  |                                  |  |
| 4 | H              | L              | L              |                                  |                                  |                                  | ○                                |                                  |                                  |                                  |  |
| 5 | H              | L              | H              |                                  |                                  |                                  |                                  | ○                                |                                  |                                  |  |
| 6 | H              | H              | L              |                                  |                                  |                                  |                                  |                                  | ○                                |                                  |  |
| 7 | H              | H              | H              |                                  |                                  |                                  |                                  |                                  |                                  | ○                                |  |

**ABSOLUTE MAXIMUM RATINGS**

| Symbol           | Parameter                            | Conditions                      | Limits                                    | Unit |
|------------------|--------------------------------------|---------------------------------|---|------|
| V <sub>DD</sub>  | Supply voltage                       | With respect to V <sub>SS</sub> | -0.3~15                                   | V    |
| V <sub>I</sub>   | Input voltage                        |                                 | V <sub>SS</sub> -0.3~V <sub>DD</sub> +0.3 | V    |
| V <sub>O</sub>   | Output voltage                       |                                 | V <sub>SS</sub> -0.3~V <sub>DD</sub> +0.3 | V    |
| P <sub>d</sub>   | Maximum power dissipation.           | T <sub>a</sub> =25°C            | 600                                       | mW   |
| T <sub>opr</sub> | Operating free-air temperature range |                                 | -10~70                                    | °C   |
| T <sub>stg</sub> | Storage temperature range            |                                 | -40~125                                   | °C   |

**RECOMMENDED OPERATING CONDITIONS**

| Symbol          | Parameter                | Limits               |     |                      | Unit |
|-----------------|--------------------------|----------------------|-----|----------------------|------|
|                 |                          | Min                  | Nom | Max                  |      |
| V <sub>DD</sub> | Supply voltage           | 3                    |     | 14                   | V    |
| V <sub>I</sub>  | Input voltage            | 0                    |     | V <sub>DD</sub>      | V    |
| V <sub>IH</sub> | High-level input voltage | V <sub>DD</sub> ×0.7 |     | V <sub>DD</sub>      | V    |
| V <sub>IL</sub> | Low-level input voltage  | 0                    |     | V <sub>DD</sub> ×0.3 | V    |

**ELECTRICAL CHARACTERISTICS (T<sub>a</sub>=25°C, V<sub>DD</sub>=9V, unless otherwise noted)**

| Symbol           | Parameter                 | Test conditions  |   |     | Limits |     |     | Unit |  |
|------------------|---------------------------|------------------|---|-----|--------|-----|-----|------|--|
|                  |                           | Min              | Typ   | Max | Min    | Typ | Max |      |  |
| V <sub>OH</sub>  | High-level output voltage | Port 1~port 7    | V <sub>DD</sub> =5V, I <sub>OH</sub> =-2mA    |     | 2.5    |     |     | V    |  |
|                  |                           |                  | V <sub>DD</sub> =9V, I <sub>OH</sub> =-4mA    |     | 6.5    |     |     | V    |  |
|                  |                           |                  | V <sub>DD</sub> =12V, I <sub>OH</sub> =-5.5mA |     | 9.5    |     |     | V    |  |
|                  | Port R                    |                  | V <sub>DD</sub> =5V, I <sub>OH</sub> =-200μA  |     | 4.6    |     |     | V    |  |
|                  |                           |                  | V <sub>DD</sub> =9V, I <sub>OH</sub> =-350μA  |     | 8.6    |     |     | V    |  |
|                  |                           |                  | V <sub>DD</sub> =12V, I <sub>OH</sub> =-450μA |     | 11.6   |     |     | V    |  |
| V <sub>OL1</sub> | Low-level output voltage  | Port 1~port 7    | V <sub>DD</sub> =5V, I <sub>OL</sub> =1mA     |     |        | 0.4 |     | V    |  |
|                  |                           |                  | V <sub>DD</sub> =9V, I <sub>OL</sub> =1.4mA   |     |        | 0.4 |     | V    |  |
|                  |                           |                  | V <sub>DD</sub> =12V, I <sub>OL</sub> =1.7mA  |     |        | 0.4 |     | V    |  |
|                  | Port R                    |                  | V <sub>DD</sub> =5V, I <sub>OL</sub> =250μA   |     |        | 0.4 |     | V    |  |
|                  |                           |                  | V <sub>DD</sub> =9V, I <sub>OL</sub> =450μA   |     |        | 0.4 |     | V    |  |
|                  |                           |                  | V <sub>DD</sub> =12V, I <sub>OL</sub> =550μA  |     |        | 0.4 |     | V    |  |
| V <sub>OL2</sub> | Low-level output voltage  | Port 1~port 7    | V <sub>DD</sub> =5V, I <sub>OL</sub> =4mA     |     |        | 1.8 |     | V    |  |
|                  |                           |                  | V <sub>DD</sub> =9V, I <sub>OL</sub> =12mA    |     |        | 2.5 |     | V    |  |
|                  |                           |                  | V <sub>DD</sub> =12V, I <sub>OL</sub> =17mA   |     |        | 3.9 |     | V    |  |
| I <sub>I</sub>   | Input current             | Port 1~port 7    | V <sub>I</sub> =0~V <sub>DD</sub>             |     |        | 10  |     | μA   |  |
|                  |                           | Port R           | V <sub>I</sub> =0~V <sub>DD</sub>             |     |        | 1   |     | μA   |  |
| I <sub>DD</sub>  | Supply current            | Output pins open |   |     |        | 50  |     | μA   |  |

**MITSUBISHI MICROCOMPUTERS**  
**M50780SP/M50781SP**  
**M50782SP/M50783SP**

**INPUT/OUTPUT EXPANDER**

**TIMING REQUIREMENTS**

| Symbol          | Parameter   | Test conditions        | Limits |     |     | Unit          |
|-----------------|---|------------------------|--------|-----|-----|---------------|
|                 |   |                        | Min    | Typ | Max |               |
| $t_{SU}(R-STD)$ | Data set-up time for STD input, port R input          | $V_{DD} = 5\text{ V}$  | 0.2    |     |     | $\mu\text{s}$ |
|                 |   | $V_{DD} = 9\text{ V}$  | 0.15   |     |     |               |
|                 |   | $V_{DD} = 12\text{ V}$ | 0.1    |     |     |               |
| $t_{SU}(S-STD)$ | Data set-up time for STD input, $S_0 \sim S_2$ inputs | $V_{DD} = 5\text{ V}$  | 1      |     |     | $\mu\text{s}$ |
|                 |   | $V_{DD} = 9\text{ V}$  | 0.5    |     |     |               |
|                 |   | $V_{DD} = 12\text{ V}$ | 0.2    |     |     |               |
| $t_w$           | STD input pulse width                                 | $V_{DD} = 5\text{ V}$  | 0.5    |     |     | $\mu\text{s}$ |
|                 |   | $V_{DD} = 9\text{ V}$  | 0.4    |     |     |               |
|                 |   | $V_{DD} = 12\text{ V}$ | 0.3    |     |     |               |
| $t_h(R-STD)$    | Data hold time for STD input, port R input            | $V_{DD} = 5\text{ V}$  | 0.4    |     |     | $\mu\text{s}$ |
|                 |   | $V_{DD} = 9\text{ V}$  | 0.3    |     |     |               |
|                 |   | $V_{DD} = 12\text{ V}$ | 0.2    |     |     |               |
| $t_h(S-STD)$    | Data hold time for STD input, $S_0 \sim S_2$ inputs   | $V_{DD} = 5\text{ V}$  | 1      |     |     | $\mu\text{s}$ |
|                 |   | $V_{DD} = 9\text{ V}$  | 0.7    |     |     |               |
|                 |   | $V_{DD} = 12\text{ V}$ | 0.5    |     |     |               |

**SWITCHING CHARACTERISTICS**


| Symbol           | Parameter   | Test conditions                                  | Limits                 |     |     | Unit          |
|------------------|---|--|------------------------|-----|-----|---------------|
|                  |   |  | Min                    | Typ | Max |               |
| $t_{PZX(CE-P)}$  | Valid output delay time for CE input, R output                              | $R_L = 10\text{k}\Omega$<br>$C_L = 50\text{pF}$  | $V_{DD} = 5\text{ V}$  |     | 0.6 | $\mu\text{s}$ |
|                  |   |  | $V_{DD} = 9\text{ V}$  |     | 0.5 |               |
|                  |   |  | $V_{DD} = 12\text{ V}$ |     | 0.4 |               |
|                  |   |  | $V_{DD} = 5\text{ V}$  |     | 0.8 |               |
|                  |   |  | $V_{DD} = 9\text{ V}$  |     | 0.6 |               |
|                  |   |  | $V_{DD} = 12\text{ V}$ |     | 0.5 |               |
| $t_{PZX(CE-R)}$  | Output floating delay time for CE input, R output                           | $R_L = 10\text{k}\Omega$<br>$C_L = 50\text{pF}$  | $V_{DD} = 5\text{ V}$  |     | 0.6 | $\mu\text{s}$ |
|                  |   |  | $V_{DD} = 9\text{ V}$  |     | 0.5 |               |
|                  |   |  | $V_{DD} = 12\text{ V}$ |     | 0.4 |               |
|                  |   |  | $V_{DD} = 5\text{ V}$  |     | 0.8 |               |
|                  |   |  | $V_{DD} = 9\text{ V}$  |     | 0.6 |               |
|                  |   |  | $V_{DD} = 12\text{ V}$ |     | 0.5 |               |
| $t_{PZX(MS-P)}$  | Output floating delay time for MS input, $P_{10} \sim P_{73}$ outputs       | $R_L = 10\text{k}\Omega$<br>$C_L = 50\text{pF}$  | $V_{DD} = 5\text{ V}$  |     | 3   | $\mu\text{s}$ |
|                  |   |  | $V_{DD} = 9\text{ V}$  |     | 1   |               |
|                  |   |  | $V_{DD} = 12\text{ V}$ |     | 0.7 |               |
|                  |   |  | $V_{DD} = 5\text{ V}$  |     | 1.8 |               |
|                  |   |  | $V_{DD} = 9\text{ V}$  |     | 0.7 |               |
|                  |   |  | $V_{DD} = 12\text{ V}$ |     | 0.5 |               |
| $t_{PHL(S-R)}$   | Data output high-to-low delay time; S input, R output                       | $R_L = 200\text{k}\Omega$<br>$C_L = 50\text{pF}$ | $V_{DD} = 5\text{ V}$  |     | 1.2 | $\mu\text{s}$ |
|                  |   |  | $V_{DD} = 9\text{ V}$  |     | 0.5 |               |
|                  |   |  | $V_{DD} = 12\text{ V}$ |     | 0.4 |               |
|                  |   |  | $V_{DD} = 5\text{ V}$  |     | 3   |               |
|                  |   |  | $V_{DD} = 9\text{ V}$  |     | 1   |               |
|                  |   |  | $V_{DD} = 12\text{ V}$ |     | 0.7 |               |
| $t_{PHL(P-R)}$   | Data output high-to-low delay time; $P_{10} \sim P_{73}$ inputs, R output   | $R_L = 200\text{k}\Omega$<br>$C_L = 50\text{pF}$ | $V_{DD} = 5\text{ V}$  |     | 1.8 | $\mu\text{s}$ |
|                  |   |  | $V_{DD} = 9\text{ V}$  |     | 0.7 |               |
|                  |   |  | $V_{DD} = 12\text{ V}$ |     | 0.5 |               |
|                  |   |  | $V_{DD} = 5\text{ V}$  |     | 1.2 |               |
|                  |   |  | $V_{DD} = 9\text{ V}$  |     | 0.5 |               |
|                  |   |  | $V_{DD} = 12\text{ V}$ |     | 0.4 |               |
| $t_{PLH(S-R)}$   | Data output low-to-high delay time; S input, R output                       | $R_L = 200\text{k}\Omega$<br>$C_L = 50\text{pF}$ | $V_{DD} = 5\text{ V}$  |     | 3   | $\mu\text{s}$ |
|                  |   |  | $V_{DD} = 9\text{ V}$  |     | 1   |               |
|                  |   |  | $V_{DD} = 12\text{ V}$ |     | 0.7 |               |
|                  |   |  | $V_{DD} = 5\text{ V}$  |     | 1.8 |               |
|                  |   |  | $V_{DD} = 9\text{ V}$  |     | 0.7 |               |
|                  |   |  | $V_{DD} = 12\text{ V}$ |     | 0.5 |               |
| $t_{PLH(P-R)}$   | Data output low-to-high delay time; $P_{10} \sim P_{73}$ inputs, R output   | $R_L = 200\text{k}\Omega$<br>$C_L = 50\text{pF}$ | $V_{DD} = 5\text{ V}$  |     | 1.2 | $\mu\text{s}$ |
|                  |   |  | $V_{DD} = 9\text{ V}$  |     | 0.5 |               |
|                  |   |  | $V_{DD} = 12\text{ V}$ |     | 0.4 |               |
|                  |   |  | $V_{DD} = 5\text{ V}$  |     | 1.2 |               |
|                  |   |  | $V_{DD} = 9\text{ V}$  |     | 0.5 |               |
|                  |   |  | $V_{DD} = 12\text{ V}$ |     | 0.4 |               |
| $t_{PLH(STD-P)}$ | Data output low-to-high delay time; STD input, $P_{10} \sim P_{73}$ outputs | $R_L = 200\text{k}\Omega$<br>$C_L = 50\text{pF}$ | $V_{DD} = 5\text{ V}$  |     | 1.2 | $\mu\text{s}$ |
|                  |   |  | $V_{DD} = 9\text{ V}$  |     | 0.5 |               |
|                  |   |  | $V_{DD} = 12\text{ V}$ |     | 0.4 |               |
|                  |   |  | $V_{DD} = 5\text{ V}$  |     | 1.2 |               |
|                  |   |  | $V_{DD} = 9\text{ V}$  |     | 0.5 |               |
|                  |   |  | $V_{DD} = 12\text{ V}$ |     | 0.4 |               |

**MITSUBISHI MICROCOMPUTERS**  
**M50780SP/M50781SP**  
**M50782SP/M50783SP**


**INPUT/OUTPUT EXPANDER**

**TIMING DIAGRAM**

**Multiplex Mode**



**Latch Mode**



Note 1: M50782SP and M50783SP have a  $\overline{CE}$  pin.

2: For M50780SP and M50781SP

3: For M50782SP and M50783SP

# MITSUBISHI MICROCOMPUTERS

## M50784SP

### INPUT EXPANDER

#### DESCRIPTION

This device, fabricated using the aluminum gate CMOS process and used for input port expansion, is an ideal LSI for connection to the single-chip 4-bit microcomputer series.

It is housed in a 28-pin plastic mold DIL package.

#### FEATURES

- Wide operating voltage range ..... (4 ~ 14V)
- Low power dissipation

#### APPLICATION


Input port expansion in the single-chip microcomputer series

#### FUNCTION

M50784SP comprises 4 groups of input ports, 1 group of output ports and a port selector circuit.

It is particularly attractive for implementing a multiplexer.


#### PIN CONFIGURATION (TOP VIEW)



Outline 28P4B

6

#### BLOCK DIAGRAM



**INPUT EXPANDER**

**PIN DESCRIPTION**

| Symbol                           | Name              | Function  |
|----------------------------------|-------------------|---|
| CE                               | Chip enable input | When low, output transistors will be "off" state. |
| R <sub>0</sub> ~R <sub>3</sub>   | Output port       | 4-bit output ports, P-channel open drain outputs. |
| P <sub>40</sub> ~P <sub>43</sub> | Input ports 4 ~ 7 | 4-bit input ports                                 |
| P <sub>50</sub> ~P <sub>53</sub> |                   |   |
| P <sub>60</sub> ~P <sub>63</sub> |                   |   |
| P <sub>70</sub> ~P <sub>73</sub> |                   |   |

**Function table (1)**

| Input |                                |                                  | Output   |
|-------|--------------------------------|----------------------------------|--|
| CE    | S <sub>0</sub> ~S <sub>2</sub> | Pn <sub>0</sub> ~Pn <sub>3</sub> | Q (R <sub>0</sub> , R <sub>1</sub> , R <sub>2</sub> , R <sub>3</sub> ) |
| L     | 0, n                           | X                                | (L)  |
| H     | n                              | H                                | H  |
| H     | n                              | L                                | (L)  |
| X     | 0                              | X                                | (L)  |

(L) : Transistor "off" state

X : High or low

**Function table (2)**

| n | S <sub>2</sub> | S <sub>1</sub> | S <sub>0</sub> | P <sub>40</sub> ~P <sub>43</sub> | P <sub>50</sub> ~P <sub>53</sub> | P <sub>60</sub> ~P <sub>63</sub> | P <sub>70</sub> ~P <sub>73</sub> |
|---|----------------|----------------|----------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|
| 4 | H              | L              | L              | ○                                |                                  |                                  |                                  |
| 5 | H              | L              | H              |                                  | ○                                |                                  |                                  |
| 6 | H              | H              | L              |                                  |                                  | ○                                |                                  |
| 7 | H              | H              | H              |                                  |                                  |                                  | ○                                |

**ABSOLUTE MAXIMUM RATINGS**

| Symbol           | Parameter                            | Conditions |                      |     | Limits                                    | Unit |
|------------------|--------------------------------------|------------|----------------------|-----|---|------|
|                  |                                      | Min        | Nom                  | Max |   |      |
| V <sub>DD</sub>  | Supply voltage                       |            |                      |     | -0.3~15                                   | V    |
| V <sub>I</sub>   | Input voltage                        |            |                      |     | V <sub>SS</sub> -0.3~V <sub>DD</sub> +0.3 | V    |
| V <sub>O</sub>   | Output voltage                       |            |                      |     | V <sub>SS</sub> -0.3~V <sub>DD</sub> +0.3 | V    |
| P <sub>d</sub>   | Maximum power dissipation            |            | T <sub>a</sub> =25°C |     | 600                                       | mW   |
| T <sub>opr</sub> | Operating free-air temperature range |            |                      |     | -10~70                                    | °C   |
| T <sub>stg</sub> | Storage temperature range            |            |                      |     | -40~125                                   | °C   |

**RECOMMENDED OPERATING CONDITIONS**

| Symbol          | Parameter                | Limits               |     |                      | Unit |
|-----------------|--------------------------|----------------------|-----|----------------------|------|
|                 |                          | Min                  | Nom | Max                  |      |
| V <sub>DD</sub> | Supply voltage           | 4                    |     | 14                   | V    |
| V <sub>I</sub>  | Input voltage            | 0                    |     | V <sub>DD</sub>      | V    |
| V <sub>IH</sub> | High-level input voltage | V <sub>DD</sub> ×0.7 |     | V <sub>DD</sub>      | V    |
| V <sub>IL</sub> | Low-level input voltage  | 0                    |     | V <sub>DD</sub> ×0.3 | V    |

**ELECTRICAL CHARACTERISTICS (T<sub>a</sub>=25°C, V<sub>DD</sub>=9V, unless otherwise noted)**

| Symbol          | Parameter                 | Test condition  |  |     | Limits | Unit |
|-----------------|---------------------------|-----------------|--|-----|--------|------|
|                 |                           | Min             | Typ  | Max |        |      |
| I <sub>OH</sub> | High-level output current | Port R          | V <sub>DD</sub> =5V, V <sub>OH</sub> =3.5V   | 1.5 |        |      |
|                 |                           |                 | V <sub>DD</sub> =9V, V <sub>OH</sub> =7.5V   | 2.5 |        |      |
|                 |                           |                 | V <sub>DD</sub> =12V, V <sub>OH</sub> =10.5V | 3.5 |        |      |
| I <sub>I</sub>  | Input current             | Port 4 ~ Port 7 | V <sub>I</sub> =0~V <sub>DD</sub>            |     | 1      | μA   |
| I <sub>DD</sub> | Supply current            |                 | Output pins open                             |     | 50     | μA   |

**DESCRIPTION**

The M50786SP is an input/output expander fabricated using aluminum-gate CMOS technology. It is designed especially for connection with the single-chip 4-bit microcomputer series, and it comes in a 40-pin plastic molded DIL package.

**FEATURES**


- Wide operating voltage range ..... 4~14V
- Low power dissipation

**APPLICATION**

I/O expansion for the single-chip 4-bit microcomputer series


**FUNCTION**

The M50786SP is composed of seven groups of I/O ports, one I/O port group, a port selector circuit and a mode control circuit. It can be used in the latch or multiplexer mode. P-channel open-drain output buffers are featured.

**PIN CONFIGURATION (TOP VIEW)**

Outline 40P4B

6

**BLOCK DIAGRAM**

INPUT/OUTPUT EXPANDER

PIN DESCRIPTION

| Symbol   | Name                  | Function  |
|--|-----------------------|---|
| MS   | Mode select input     | Latch mode when high; multiplexer mode when low.  |
| STD  | Strobe input          | Valid in latch mode; data latched by fall (V) are supplied to output port.<br>When high, input data are read into latch; when low, latch data are output. |
| CE   | Chip enable input     | Input is valid in multiplexer mode.   |
| R <sub>0</sub> ~R <sub>3</sub>   | Input/output port     | 4-bit bidirectional input/output port. Functions as input in latch mode and output in multiplexer mode.   |
| P1 <sub>0</sub> ~P1 <sub>3</sub><br>P2 <sub>0</sub> ~P2 <sub>3</sub><br>P3 <sub>0</sub> ~P3 <sub>3</sub><br>P4 <sub>0</sub> ~P4 <sub>3</sub><br>P5 <sub>0</sub> ~P5 <sub>3</sub><br>P6 <sub>0</sub> ~P6 <sub>3</sub><br>P7 <sub>0</sub> ~P7 <sub>3</sub> | Input/output port 1~7 | 4-bit bidirectional input/output ports that function as output in latch mode and input in multiplexer mode.   |

LATCH MODE

| Input |    |     |                                |                                | latch          | Output                                  |
|-------|----|-----|--------------------------------|--------------------------------|----------------|---|
| MS    | CE | STD | S <sub>0</sub> ~S <sub>2</sub> | R <sub>0</sub> ~R <sub>3</sub> |                |   |
| H     | X  | H   | n                              | H                              | —*             | H (Pn <sub>0</sub> ~Pn <sub>3</sub> )   |
| H     | X  | H   | n                              | L                              | —*             | (L) (Pn <sub>0</sub> ~Pn <sub>3</sub> ) |
| H     | X  | ↓   | n                              | H                              | H              | H (Pn <sub>0</sub> ~Pn <sub>3</sub> )   |
| H     | X  | ↓   | n                              | L                              | L              | (L) (Pn <sub>0</sub> ~Pn <sub>3</sub> ) |
| H     | X  | L   | 0, n                           | X                              | Q <sub>0</sub> | Q <sub>0</sub> (all ports)              |
| H     | X  | H   | 0                              | X                              | —*             | (L) (all ports)                         |
| L     | H  | L   | n                              | X                              | Q <sub>0</sub> | (L) (all ports)                         |

\* Not latched

MULTIPLEXER MODE

| Input |    |     |                                |                                  | Output   |
|-------|----|-----|--------------------------------|----------------------------------|--|
| MS    | CE | STD | S <sub>0</sub> ~S <sub>2</sub> | Pn <sub>0</sub> ~Pn <sub>3</sub> | Q (R <sub>0</sub> , R <sub>1</sub> , R <sub>2</sub> , R <sub>3</sub> ) |
| L     | H  | X   | 0, n                           | X                                | Z  |
| L     | L  | X   | n                              | H                                | H  |
| L     | L  | X   | n                              | L                                | L  |
| L     | X  | X   | 0                              | X                                | Z  |

X : Irrelevant

Z : High impedance

(L) : Output transistor off-state

FUNCTION TABLE

| n | S <sub>2</sub> | S <sub>1</sub> | S <sub>0</sub> | P1 <sub>0</sub> ~P1 <sub>3</sub> | P2 <sub>0</sub> ~P2 <sub>3</sub> | P3 <sub>0</sub> ~P3 <sub>3</sub> | P4 <sub>0</sub> ~P4 <sub>3</sub> | P5 <sub>0</sub> ~P5 <sub>3</sub> | P6 <sub>0</sub> ~P6 <sub>3</sub> | P7 <sub>0</sub> ~P7 <sub>3</sub> |
|---|----------------|----------------|----------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|
| 1 | L              | L              | H              | ○                                |                                  |                                  |                                  |                                  |                                  |                                  |
| 2 | L              | H              | L              |                                  | ○                                |                                  |                                  |                                  |                                  |                                  |
| 3 | L              | H              | H              |                                  |                                  | ○                                |                                  |                                  |                                  |                                  |
| 4 | H              | L              | L              |                                  |                                  |                                  | ○                                |                                  |                                  |                                  |
| 5 | H              | L              | H              |                                  |                                  |                                  |                                  | ○                                |                                  |                                  |
| 6 | H              | H              | L              |                                  |                                  |                                  |                                  |                                  | ○                                |                                  |
| 7 | H              | H              | H              |                                  |                                  |                                  |                                  |                                  |                                  | ○                                |

**INPUT/OUTPUT EXPANDER****ABSOLUTE MAXIMUM RATINGS**

| Symbol    | Parameter             | Conditions               | Limits                           | Unit |
|-----------|-----------------------|--------------------------|----------------------------------|------|
| $V_{DD}$  | Supply voltage        | With respect to $V_{SS}$ | -0.3~15                          | V    |
| $V_I$     | Input voltage         |                          | $V_{SS} - 0.3 \sim V_{DD} + 0.3$ | V    |
| $V_O$     | Output voltage        |                          | $V_{SS} - 0.3 \sim V_{DD} + 0.3$ | V    |
| $P_d$     | Power dissipation     | $T_a = 25^\circ C$       | 600                              | mW   |
| $T_{opr}$ | Operating temperature |                          | -10~70                           | °C   |
| $T_{stg}$ | Storage temperature   |                          | -40~125                          | °C   |

**RECOMMENDED OPERATING CONDITIONS**

| Symbol   | Parameter                | Limits              |                     |     | Unit |
|----------|--------------------------|---------------------|---------------------|-----|------|
|          |                          | Min                 | Nom                 | Max |      |
| $V_{DD}$ | Supply voltage           | 4                   | 14                  |     | V    |
| $V_I$    | Input voltage            | 0                   | $V_{DD}$            |     | V    |
| $V_{IH}$ | High-level input voltage | $V_{DD} \times 0.7$ | $V_{DD}$            |     | V    |
| $V_{IL}$ | Low-level input voltage  | 0                   | $V_{DD} \times 0.3$ |     | V    |

**ELECTRICAL CHARACTERISTICS** ( $V_{DD} = 9V$ ,  $T_a = 25^\circ C$ , unless otherwise noted)

| Symbol   | Parameter                              | Test conditions                    | Limits |     |     | Unit    |
|----------|--|------------------------------------|--------|-----|-----|---------|
|          |  |                                    | Min    | Typ | Max |         |
| $V_{OH}$ | High-level output voltage<br>Ports 1~7 | $V_{DD} = 5V, I_{OH} = -1mA$       | 2.5    |     |     | V       |
|          |  | $V_{DD} = 9V, I_{OH} = -3mA$       | 6.5    |     |     | V       |
|          |  | $V_{DD} = 12V, I_{OH} = -5.5mA$    | 9.5    |     |     | V       |
|          | Port R                                 | $V_{DD} = 5V, I_{OH} = -100\mu A$  | 4.6    |     |     | V       |
|          |  | $V_{DD} = 9V, I_{OH} = -250\mu A$  | 8.6    |     |     | V       |
|          |  | $V_{DD} = 12V, I_{OH} = -450\mu A$ | 11.6   |     |     | V       |
| $V_{OL}$ | Low-level output voltage<br>Port R     | $V_{DD} = 5V, I_{OL} = 130\mu A$   |        |     | 0.4 | V       |
|          |  | $V_{DD} = 9V, I_{OL} = 350\mu A$   |        |     | 0.4 | V       |
|          |  | $V_{DD} = 12V, I_{OL} = 550\mu A$  |        |     | 0.4 | V       |
| $I_I$    | Input current<br>Ports 1~7             | $V_I = 0 \sim V_{DD}$              |        |     | 10  | $\mu A$ |
|          |  | $V_I = 0 \sim V_{DD}$              |        |     | 1   | $\mu A$ |
| $I_{DD}$ | Supply current<br>Output pins open     |                                    |        |     | 50  | $\mu A$ |

## INPUT/OUTPUT EXPANDER

## TIMING REQUIREMENTS

| Symbol          | Parameter  | Test conditions | Limits |     |     | Unit    |
|-----------------|--|-----------------|--------|-----|-----|---------|
|                 |  |                 | Min    | Typ | Max |         |
| $t_{SU(R-STD)}$ | Data setup time for STD input, port R input          | $V_{DD} = 5V$   | 0.4    |     |     | $\mu s$ |
|                 |  | $V_{DD} = 9V$   | 0.4    |     |     |         |
|                 |  | $V_{DD} = 12V$  | 0.4    |     |     |         |
| $t_{SU(S-STD)}$ | Data setup time for STD input, inputs $S_0 \sim S_2$ | $V_{DD} = 5V$   | 1      |     |     | $\mu s$ |
|                 |  | $V_{DD} = 9V$   | 0.7    |     |     |         |
|                 |  | $V_{DD} = 12V$  | 0.5    |     |     |         |
| $t_w$           | STD input pulse width                                | $V_{DD} = 5V$   | 1.5    |     |     | $\mu s$ |
|                 |  | $V_{DD} = 9V$   | 0.5    |     |     |         |
|                 |  | $V_{DD} = 12V$  | 0.3    |     |     |         |
| $t_h(R-STD)$    | Data hold time for STD input, port R input           | $V_{DD} = 5V$   | 0.5    |     |     | $\mu s$ |
|                 |  | $V_{DD} = 9V$   | 0.5    |     |     |         |
|                 |  | $V_{DD} = 12V$  | 0.5    |     |     |         |
| $t_h(S-STD)$    | Data hold time for STD input, port S input           | $V_{DD} = 5V$   | 1      |     |     | $\mu s$ |
|                 |  | $V_{DD} = 9V$   | 0.7    |     |     |         |
|                 |  | $V_{DD} = 12V$  | 0.5    |     |     |         |


## SWITCHING CHARACTERISTICS

| Symbol           | Parameter  | Test conditions    | Limits         |     |     | Unit    |
|------------------|--|--------------------|----------------|-----|-----|---------|
|                  |  |                    | Min            | Typ | Max |         |
| $t_{PZX(CE-R)}$  | Valid output delay time for CE input, R output                         | $R_L = 10k\Omega$  | $V_{DD} = 5V$  |     | 1.5 | $\mu s$ |
|                  |  | $C_L = 50pF$       | $V_{DD} = 9V$  |     | 1   |         |
|                  |  |                    | $V_{DD} = 12V$ |     | 0.8 |         |
| $t_{PZX(MS-P)}$  | Valid output delay time for MS input, $P1_0 \sim P7_3$ output          | $R_L = 2k\Omega$   | $V_{DD} = 5V$  |     | 2.4 | $\mu s$ |
|                  |  | $C_L = 50pF$       | $V_{DD} = 9V$  |     | 1.8 |         |
|                  |  |                    | $V_{DD} = 12V$ |     | 1.2 |         |
| $t_{PZX(CE-R)}$  | Output floating delay time for CE input, R output                      | $R_L = 10k\Omega$  | $V_{DD} = 5V$  |     | 1.5 | $\mu s$ |
|                  |  | $C_L = 50pF$       | $V_{DD} = 9V$  |     | 1   |         |
|                  |  |                    | $V_{DD} = 12V$ |     | 0.8 |         |
| $t_{PZX(MS-P)}$  | Output floating delay time for MS input, $P1_0 \sim P7_3$ output       | $R_L = 2k\Omega$   | $V_{DD} = 5V$  |     | 2.4 | $\mu s$ |
|                  |  | $C_L = 50pF$       | $V_{DD} = 9V$  |     | 1.8 |         |
|                  |  |                    | $V_{DD} = 12V$ |     | 1.2 |         |
| $t_{PHL(S-R)}$   | Data output high-to-low delay time, S input, R output                  | $R_L = 200k\Omega$ | $V_{DD} = 5V$  |     | 1.2 | $\mu s$ |
|                  |  |                    | $V_{DD} = 9V$  |     | 2.5 |         |
|                  |  |                    | $V_{DD} = 12V$ |     | 2   |         |
| $t_{PHL(P-R)}$   | Data output high-to-low delay time, $P1_0 \sim P7_3$ input, R output   | $C_L = 50pF$       | $V_{DD} = 5V$  |     | 3.5 | $\mu s$ |
|                  |  |                    | $V_{DD} = 9V$  |     | 1.8 |         |
|                  |  |                    | $V_{DD} = 12V$ |     | 1.2 |         |
| $t_{PHL(STD-P)}$ | Data output low-to-high delay time, STD input, R output                | $R_L = 2k\Omega$   | $V_{DD} = 5V$  |     | 2.4 | $\mu s$ |
|                  |  | $C_L = 50pF$       | $V_{DD} = 9V$  |     | 1.8 |         |
|                  |  |                    | $V_{DD} = 12V$ |     | 1.2 |         |
| $t_{PLH(S-R)}$   | Data output low-to-high delay time, S input, R output                  | $R_L = 200k\Omega$ | $V_{DD} = 5V$  |     | 4.2 | $\mu s$ |
|                  |  |                    | $V_{DD} = 9V$  |     | 2.5 |         |
|                  |  |                    | $V_{DD} = 12V$ |     | 2   |         |
| $t_{PLH(P-R)}$   | Data output low-to-high delay time, $P1_0 \sim P7_3$ input, R output   | $C_L = 50pF$       | $V_{DD} = 5V$  |     | 3.5 | $\mu s$ |
|                  |  |                    | $V_{DD} = 9V$  |     | 1.8 |         |
|                  |  |                    | $V_{DD} = 12V$ |     | 1.2 |         |
| $t_{PLH(STD-P)}$ | Data output low-to-high delay time, STD input, $P1_0 \sim P7_3$ output | $R_L = 2k\Omega$   | $V_{DD} = 5V$  |     | 2.8 | $\mu s$ |
|                  |  | $C_L = 50pF$       | $V_{DD} = 9V$  |     | 1.8 |         |
|                  |  |                    | $V_{DD} = 12V$ |     | 1.2 |         |


INPUT/OUTPUT EXPANDER

**TIMING DIAGRAM**

**Multiplexer Mode**



**Latch Mode**



INPUT/OUTPUT EXPANDER

## DESCRIPTION

The M50790SP is an input/output expander LSI fabricated using aluminum-gate CMOS technology. It is designed especially for connection with the single-chip 8-bit microcomputer series, and it comes in a 52-pin shrink plastic molded DIL package.

## FEATURES

- Wide operating voltage range ..... 4~14V
- Voltage level convertible thanks to n-channel open-drain configuration at I/O port (port R)
- Input/output ports (ports P45~P49) ..... 4 bits × 5
- Output ports (ports P40~P44) ..... 4 bits × 5
- High current output
- Output latch data can be read
- Input/output setting possible for each bit individually with 20bits I/O ports


## APPLICATION

I/O expansion for single-chip 8-bit microcomputer M50740-XXXSP

## PIN CONFIGURATION (TOP VIEW)

|                         |    |                       |                       |
|-------------------------|----|-----------------------|-----------------------|
| (4~14V) V <sub>DD</sub> | 1  | NC                    | INPUT/OUTPUT PORT P46 |
| P46 <sub>1</sub> ↔ 2    | 2  | P46 <sub>0</sub> ↔ 52 | INPUT/OUTPUT PORT P46 |
| P46 <sub>2</sub> ↔ 3    | 3  | P45 <sub>3</sub> ↔ 50 | INPUT/OUTPUT PORT P45 |
| P46 <sub>3</sub> ↔ 4    | 4  | P45 <sub>2</sub> ↔ 49 | INPUT/OUTPUT PORT P45 |
| P47 <sub>0</sub> ↔ 5    | 5  | P45 <sub>1</sub> ↔ 48 | INPUT/OUTPUT PORT P45 |
| P47 <sub>1</sub> ↔ 6    | 6  | P45 <sub>0</sub> ↔ 47 | INPUT/OUTPUT PORT P45 |
| P47 <sub>2</sub> ↔ 7    | 7  | P43 <sub>3</sub> ↔ 46 | OUTPUT PORT P43       |
| P47 <sub>3</sub> ↔ 8    | 8  | P43 <sub>2</sub> ↔ 45 | OUTPUT PORT P43       |
| RES ↔ 9                 | 9  | P43 <sub>1</sub> ↔ 44 | OUTPUT PORT P43       |
| CE ↔ 10                 | 10 | P43 <sub>0</sub> ↔ 43 | OUTPUT PORT P43       |
| R/W ↔ 11                | 11 | P42 <sub>3</sub> ↔ 42 | OUTPUT PORT P42       |
| φ ↔ 12                  | 12 | P42 <sub>2</sub> ↔ 41 | OUTPUT PORT P42       |
| R <sub>0</sub> ↔ 13     | 13 | P42 <sub>1</sub> ↔ 40 | OUTPUT PORT P42       |
| R <sub>1</sub> ↔ 14     | 14 | P42 <sub>0</sub> ↔ 39 | OUTPUT PORT P42       |
| R <sub>2</sub> ↔ 15     | 15 | P41 <sub>3</sub> ↔ 38 | OUTPUT PORT P41       |
| R <sub>3</sub> ↔ 16     | 16 | P41 <sub>2</sub> ↔ 37 | OUTPUT PORT P41       |
| P44 <sub>0</sub> ↔ 17   | 17 | P41 <sub>1</sub> ↔ 36 | OUTPUT PORT P41       |
| P44 <sub>1</sub> ↔ 18   | 18 | P41 <sub>0</sub> ↔ 35 | OUTPUT PORT P41       |
| P44 <sub>2</sub> ↔ 19   | 19 | P40 <sub>3</sub> ↔ 34 | OUTPUT PORT P40       |
| P44 <sub>3</sub> ↔ 20   | 20 | P40 <sub>2</sub> ↔ 33 | OUTPUT PORT P40       |
| P48 <sub>0</sub> ↔ 21   | 21 | P40 <sub>1</sub> ↔ 32 | OUTPUT PORT P40       |
| P48 <sub>1</sub> ↔ 22   | 22 | P40 <sub>0</sub> ↔ 31 | OUTPUT PORT P40       |
| P48 <sub>2</sub> ↔ 23   | 23 | P49 <sub>3</sub> ↔ 30 | INPUT/OUTPUT PORT P49 |
| P48 <sub>3</sub> ↔ 24   | 24 | P49 <sub>2</sub> ↔ 29 | INPUT/OUTPUT PORT P49 |
| P49 <sub>0</sub> ↔ 25   | 25 | P49 <sub>1</sub> ↔ 28 | INPUT/OUTPUT PORT P49 |
| NC                      | 26 | V <sub>SS</sub> (0V)  |                       |

Outline 52P4B



**INPUT/OUTPUT EXPANDER**

**FUNCTION**

The M50790SP enables expansion from one 4-bit I/O port (port R) group to five 4-bit output port groups and five 4-bit I/O port (port P) groups. The ports are selected as follows: when the clock input  $\phi$  is high, the address is input from port R and when it is low, the data are input (or output) by the same port (port R).

Each I/O port (ports P45 ~ P49) has a direction register (D45 ~ D49) and the input or output can be set for each bit individually.

The contents of all output latches can be read from port R.

**PIN DESCRIPTION**

| Symbol                          | Name  | Input or output | Function  |
|---------------------------------|---|-----------------|---|
| $\phi$                          | Clock input   | In              | When the input is high, the address of the port to be accessed from port R is designated. The address is latched at the $\phi$ fall. Conversely, when the input is low, the R port data are input or output.                                    |
| $CE$                            | Chip enable input   | In              | If this input is high when $\phi$ is high, the internal mode is prevented from being changed by external equipment.   |
| $R/W$                           | Read/write control input  | In              | The port R input/output is controlled by the high/low level of this input when $\phi$ is falling.   |
| $RES$                           | Reset input   | In              | All the outputs are put into the high-impedance state when this input is low. This means that the open-drain output port latches and direction registers are reset. The CMOS input/output port data latches remain unchanged (see table below). |
| R                               | Port R  | In/out          | Data is sent and received at this 4-bit bidirectional port by the microcomputer's transfer instructions. When $\phi$ is high, the address is read through this port; when low, the data are sent or received through this port.                 |
| P40<br>P41<br>P42<br>P43<br>P44 | Output ports 40<br>Output ports 41<br>Output ports 42<br>Output ports 43<br>Output ports 44                               | Out             | These 4-bit output ports have output latches for each individual bit. The output configuration is n-channel open-drains for P40i ~ P43i and p-channel open-drains for P44i.   |
| P45<br>P46<br>P47<br>P48<br>P49 | Input/output ports 45<br>Input/output ports 46<br>Input/output ports 47<br>Input/output ports 48<br>Input/output ports 49 | In/out          | These 4-bit bidirectional input/output ports have an output latch and direction register for each individual bit and input or output can be designated for each bit. The output configuration is a 3-state CMOS structure.                      |

6

**PORT MODES AFTER RESET INPUT**

| Port      | Direction register | Data latch | Output transistor           |
|-----------|--------------------|------------|-----------------------------|
| P40 ~ P43 | —                  | ALL "H"    | N-channel open-drain<br>OFF |
| P44       | —                  | ALL "L"    | P-channel open-drain<br>OFF |
| P45 ~ P49 | ALL low<br>(input) | No change  | High-impedance              |

**INPUT/OUTPUT EXPANDER****OPERATION****Address Designation**

The address is designated by port R while the clock  $\phi$  signal is high and the address data are latched to the address latch by the  $\phi$  fall ( ). The relationship between each port or address register and the addresses is shown below.

**Address and data signs**

| Address ( $\phi = \text{high}$ ) |                |                |                | Data ( $\phi = \text{low}$ ) |                  |                  |                  |
|----------------------------------|----------------|----------------|----------------|------------------------------|------------------|------------------|------------------|
| R <sub>3</sub>                   | R <sub>2</sub> | R <sub>1</sub> | R <sub>0</sub> | R <sub>3</sub>               | R <sub>2</sub>   | R <sub>1</sub>   | R <sub>0</sub>   |
| blank                            |                |                |                |                              |                  |                  |                  |
| L                                | L              | L              | L              | P40 <sub>3</sub>             | P40 <sub>2</sub> | P40 <sub>1</sub> | P40 <sub>0</sub> |
| L                                | L              | L              | H              | P41 <sub>3</sub>             | P41 <sub>2</sub> | P41 <sub>1</sub> | P41 <sub>0</sub> |
| L                                | L              | H              | L              | P42 <sub>3</sub>             | P42 <sub>2</sub> | P42 <sub>1</sub> | P42 <sub>0</sub> |
| L                                | L              | H              | H              | P43 <sub>3</sub>             | P43 <sub>2</sub> | P43 <sub>1</sub> | P43 <sub>0</sub> |
| L                                | H              | L              | L              | P44 <sub>3</sub>             | P44 <sub>2</sub> | P44 <sub>1</sub> | P44 <sub>0</sub> |
| L                                | H              | L              | H              | P45 <sub>3</sub>             | P45 <sub>2</sub> | P45 <sub>1</sub> | P45 <sub>0</sub> |
| L                                | H              | H              | L              | D45 <sub>3</sub>             | D45 <sub>2</sub> | D45 <sub>1</sub> | D45 <sub>0</sub> |
| H                                | L              | L              | L              | P46 <sub>3</sub>             | P46 <sub>2</sub> | P46 <sub>1</sub> | P46 <sub>0</sub> |
| H                                | L              | L              | H              | D46 <sub>3</sub>             | D46 <sub>2</sub> | D46 <sub>1</sub> | D46 <sub>0</sub> |
| H                                | L              | H              | L              | P47 <sub>3</sub>             | P47 <sub>2</sub> | P47 <sub>1</sub> | P47 <sub>0</sub> |
| H                                | L              | H              | H              | D47 <sub>3</sub>             | D47 <sub>2</sub> | D47 <sub>1</sub> | D47 <sub>0</sub> |
| H                                | H              | L              | L              | P48 <sub>3</sub>             | P48 <sub>2</sub> | P48 <sub>1</sub> | P48 <sub>0</sub> |
| H                                | H              | L              | H              | D48 <sub>3</sub>             | D48 <sub>2</sub> | D48 <sub>1</sub> | D48 <sub>0</sub> |
| H                                | H              | H              | L              | P49 <sub>3</sub>             | P49 <sub>2</sub> | P49 <sub>1</sub> | P49 <sub>0</sub> |
| H                                | H              | H              | H              | D49 <sub>3</sub>             | D49 <sub>2</sub> | D49 <sub>1</sub> | D49 <sub>0</sub> |

Note : D45~D49 are the direction registers of ports P45~49. When D is low, the output is set to the high-impedance state and when high, the CMOS output ON state is established. Designation for each bit in this way is possible. The contents of the direction registers, however, cannot be read out.

**Direction Register Setting**

For each bit the input/output ports have corresponding direction registers (see table below). When a register is low, the output is set to the high-impedance state and when high, the CMOS output ON mode is established.

**Correspondence between I/O ports and direction registers**

| Output port/input port |                  |                  |                  | Direction register     |                  |                  |                  |
|------------------------|------------------|------------------|------------------|------------------------|------------------|------------------|------------------|
| P40 <sub>0</sub>       | P40 <sub>1</sub> | P40 <sub>2</sub> | P40 <sub>3</sub> |                        |                  |                  |                  |
| P41 <sub>0</sub>       | P41 <sub>1</sub> | P41 <sub>2</sub> | P41 <sub>3</sub> | None<br>(Outputs only) |                  |                  |                  |
| P42 <sub>0</sub>       | P42 <sub>1</sub> | P42 <sub>2</sub> | P42 <sub>3</sub> |                        |                  |                  |                  |
| P43 <sub>0</sub>       | P43 <sub>1</sub> | P43 <sub>2</sub> | P43 <sub>3</sub> |                        |                  |                  |                  |
| P44 <sub>0</sub>       | P44 <sub>1</sub> | P44 <sub>2</sub> | P44 <sub>3</sub> |                        |                  |                  |                  |
| P45 <sub>0</sub>       | P45 <sub>1</sub> | P45 <sub>2</sub> | P45 <sub>3</sub> | D45 <sub>0</sub>       | D45 <sub>1</sub> | D45 <sub>2</sub> | D45 <sub>3</sub> |
| P46 <sub>0</sub>       | P46 <sub>1</sub> | P46 <sub>2</sub> | P46 <sub>3</sub> | D46 <sub>0</sub>       | D46 <sub>1</sub> | D46 <sub>2</sub> | D46 <sub>3</sub> |
| P47 <sub>0</sub>       | P47 <sub>1</sub> | P47 <sub>2</sub> | P47 <sub>3</sub> | D47 <sub>0</sub>       | D47 <sub>1</sub> | D47 <sub>2</sub> | D47 <sub>3</sub> |
| P48 <sub>0</sub>       | P48 <sub>1</sub> | P48 <sub>2</sub> | P48 <sub>3</sub> | D48 <sub>0</sub>       | D48 <sub>1</sub> | D48 <sub>2</sub> | D48 <sub>3</sub> |
| P49 <sub>0</sub>       | P49 <sub>1</sub> | P49 <sub>2</sub> | P49 <sub>3</sub> | D49 <sub>0</sub>       | D49 <sub>1</sub> | D49 <sub>2</sub> | D49 <sub>3</sub> |

**Output Operation****Output Ports (P40~P44)**

In order for the data to be output to the P40~P44 output ports, the address must be designated from port R when  $\phi$  is high. When  $\phi$  is low, the output data must be designated in the same way from port R. In this case, the R/W input is set low with the  $\phi$  fall ( ).

**Input/Output Ports (P45~P49)**

In the case of the I/O ports the direction register corresponding to the bits must be set high beforehand. As long as the level is high, the output operation can be conducted in exactly the same way as for the P40~P44 ports.

**Input Operation**

For input the direction register corresponding to the bits must be set low beforehand. The actual operation consists in designating the input port address from port R when the  $\phi$  input is high and reading the R port data when  $\phi$  is low. In this case, the R/W input is set high with the  $\phi$  fall ( ).

**Latch Read Operation****Output Ports (P40~P44)**

In order to read the P40~P44 output port latches, the P40~P44 port address is designated when the  $\phi$  input is high and, as soon as R/W is high during the  $\phi$  fall, the data can be read from port R when  $\phi$  is low.

**I/O Ports (P45~P49)**

In order to read the I/O port latches, the direction register corresponding to the bits must be set high beforehand. (This sets the CMOS outputs ON.) If the direction register is high, then the latch reading operation can be conducted in exactly the same way as with the P40~P44 ports.

**Direction Registers (D45~D49)**

The contents of the direction registers cannot be read out.

**INPUT/OUTPUT EXPANDER**

**ABSOLUTE MAXIMUM RATINGS**

| Symbol    | Parameter             | Conditions               | Limits                              | Unit |
|-----------|-----------------------|--------------------------|-------------------------------------|------|
| $V_{DD}$  | Supply voltage        | With respect to $V_{SS}$ | $-0.3 \sim 15$                      | V    |
| $V_I$     | Input voltage         |                          | $V_{SS} \sim 0.3 \sim V_{DD} + 0.3$ | V    |
| $V_O$     | Output voltage        |                          | $V_{SS} \sim 0.3 \sim V_{DD} + 0.3$ | V    |
| $P_d$     | Power dissipation     | $T_a = 25^\circ C$       | 600                                 | mW   |
| $T_{opr}$ | Operating temperature |                          | $-10 \sim 70$                       | °C   |
| $T_{stg}$ | Storage temperature   |                          | $-40 \sim 125$                      | °C   |

**RECOMMENDED OPERATING CONDITIONS** ( $V_{DD} = 9V \pm 10\%$ ,  $T_a = -10 \sim 70^\circ C$ , unless otherwise noted)

| Symbol        | Parameter  | Test conditions       | Limits |                     |                     | Unit |
|---------------|--|-----------------------|--------|---------------------|---------------------|------|
|               |  |                       | Min    | Nom                 | Max                 |      |
| $V_{DD}$      | Supply voltage   |                       | 4      | 14                  |                     | V    |
| $V_I$         | Input voltage  |                       | 0      |                     | $V_{DD}$            | V    |
| $V_{IHP}$     | High-level input voltage, P45, P46, P47, P48, P49          | $V_{DD} = 7 \sim 14V$ |        | $V_{DD} \times 0.7$ | $V_{DD}$            | V    |
| $V_{ILP}$     | Low-level input voltage, P45, P46, P47, P48, P49           | $V_{DD} = 7 \sim 14V$ | 0      |                     | $V_{DD} \times 0.3$ | V    |
| $V_{IHR}$     | High-level input voltage, R, $\phi$ , R/W, CE, RES         | $V_{DD} = 7 \sim 14V$ |        | $V_{DD} \times 0.4$ | $V_{DD}$            | V    |
| $V_{ILR}$     | Low-level input voltage, R, $\phi$ , R/W, CE, RES          | $V_{DD} = 7 \sim 14V$ | 0      |                     | $V_{DD} \times 0.1$ | V    |
| $I_{OL(avg)}$ | Low-level output average current (R)                       |                       |        |                     | 5                   | mA   |
| $I_{OL(avg)}$ | Low-level output average current, P40, P41, P42, P43       |                       |        |                     | 20                  | mA   |
| $I_{OH(avg)}$ | High-level output average current, (P44)                   |                       |        |                     | -10                 | mA   |
| $I_{OH(avg)}$ | High-level output average current, P45, P46, P47, P48, P49 |                       |        |                     | -2                  | mA   |
| $I_{OL(avg)}$ | Low-level output average current, P45, P46, P47, P48, P49  |                       |        |                     | 2                   | mA   |
| $f(\phi)$     | M50740-XXXSP internal clock oscillation frequency          | $V_{DD} = 9V$         |        |                     | 2.5                 | MHz  |

**ELECTRICAL CHARACTERISTICS** ( $V_{DD} = 9V \pm 10\%$ ,  $T_a = -10 \sim 70^\circ C$ , unless otherwise noted)

| Symbol   | Parameter  | Test conditions       | Limits |              |          | Unit    |
|----------|--|-----------------------|--------|--------------|----------|---------|
|          |  |                       | Min    | Typ          | Max      |         |
| $I_I$    | Input current, $\phi$ , R/W, CE, RES               |                       |        |              | 1        | $\mu A$ |
| $I_I$    | Input current, R                                   | $V_I = 0 \sim V_{DD}$ |        |              | 1        | $\mu A$ |
| $I_I$    | Input current, P45, P46, P47, P48, P49             |                       |        |              | 10       | $\mu A$ |
| $V_{OH}$ | High-level output voltage, P44                     | $I_{OH} = -10mA$      |        | $V_{DD} - 2$ | $V_{DD}$ | V       |
| $V_{OH}$ | High-level output voltage, P45, P46, P47, P48, P49 | $I_{OH} = -2mA$       |        | $V_{DD} - 2$ | $V_{DD}$ | V       |
| $V_{OL}$ | Low-level output voltage, R                        | $I_{OL} = 5mA$        |        | 0            | 0.4      | V       |
| $V_{OL}$ | Low-level output voltage, P40, P41, P42, P43       | $I_{OL} = 20mA$       |        | 0            | 2        | V       |
| $V_{OL}$ | Low-level output voltage, P45, P46, P47, P48, P49  | $I_{OL} = 2mA$        |        | 0            | 2        | V       |
| $I_{DD}$ | Supply current                                     | Output pins open      |        |              | 50       | $\mu A$ |

**INPUT/OUTPUT EXPANDER**

**TIMING REQUIREMENTS** ( $T_a = -10\text{--}70^\circ\text{C}$ ,  $V_{DD} \pm 10\%$ , unless otherwise noted)

| Symbol                       | Parameter                                  | Test conditions       | Limits |     |     | Unit |
|------------------------------|--|-----------------------|--------|-----|-----|------|
|                              |  |                       | Min    | Typ | Max |      |
| $t_{SU(A-\phi)}$             | Address input set-up time                  | $V_{DD} = 9\text{V}$  | 750    |     |     | ns   |
|                              |  | $V_{DD} = 12\text{V}$ | 600    |     |     | ns   |
| $t_{SU(D-\phi)}$             | Data input set-up time                     | $V_{DD} = 9\text{V}$  | 700    |     |     | ns   |
|                              |  | $V_{DD} = 12\text{V}$ | 550    |     |     | ns   |
| $t_{H(\phi-A)}$              | Address hold time after $\phi$ fall        | $V_{DD} = 9\text{V}$  | 0      |     |     | ns   |
|                              |  | $V_{DD} = 12\text{V}$ | 0      |     |     | ns   |
| $t_{H(\phi-D)}$              | Data hold time after $\phi$ rise           | $V_{DD} = 9\text{V}$  | 0      |     |     | ns   |
|                              |  | $V_{DD} = 12\text{V}$ | 0      |     |     | ns   |
| $t_{SU(\overline{CE}-\phi)}$ | Chip enable set-up time before $\phi$ fall | $V_{DD} = 9\text{V}$  | 550    |     |     | ns   |
|                              |  | $V_{DD} = 12\text{V}$ | 400    |     |     | ns   |
| $t_{H(\phi-\overline{CE})}$  | Chip enable hold time after $\phi$ fall    | $V_{DD} = 9\text{V}$  | 400    |     |     | ns   |
|                              |  | $V_{DD} = 12\text{V}$ | 300    |     |     | ns   |
| $t_{SU(R/W-\phi)}$           | Read/write set-up time before $\phi$ fall  | $V_{DD} = 9\text{V}$  | 650    |     |     | ns   |
|                              |  | $V_{DD} = 12\text{V}$ | 500    |     |     | ns   |
| $t_{H(\phi-R/W)}$            | Read/write hold time after $\phi$ fall     | $V_{DD} = 9\text{V}$  | 400    |     |     | ns   |
|                              |  | $V_{DD} = 12\text{V}$ | 300    |     |     | ns   |
| $t_{SU(P-\phi)}$             | P input set-up time before $\phi$ fall     | $V_{DD} = 9\text{V}$  | 750    |     |     | ns   |
|                              |  | $V_{DD} = 12\text{V}$ | 600    |     |     | ns   |
| $t_{H(\phi-P)}$              | P input data hold time after $\phi$ rise   | $V_{DD} = 9\text{V}$  | 300    |     |     | ns   |
|                              |  | $V_{DD} = 12\text{V}$ | 200    |     |     | ns   |
| $t_W(\text{RES})$            | Reset pulse width                          | $V_{DD} = 9\text{V}$  | 400    |     |     | ns   |
|                              |  | $V_{DD} = 12\text{V}$ | 300    |     |     | ns   |

INPUT/OUTPUT EXPANDER



**SWITCHING CHARACTERISTICS** ( $T_a = -10\sim70^\circ\text{C}$ ,  $V_{DD} \pm 10\%$ , unless otherwise noted)

| Symbol           | Parameter  | Test conditions                                  | Limits         |     | Unit    |
|------------------|--|--|----------------|-----|---------|
|                  |  |  | Min            | Typ |         |
| $t_p(\phi-P)$    | P port output propagation time after $\phi$ fall (Note 1)      | Ports P40~P43                                    | $V_{DD} = 9V$  |     | 550 ns  |
|                  |  |  | $V_{DD} = 12V$ |     | 400 ns  |
|                  |  | Port P44   | $V_{DD} = 9V$  |     | 700 ns  |
|                  |  |  | $V_{DD} = 2V$  |     | 550 ns  |
|                  | Ports P45~P49  |  | $V_{DD} = 9V$  |     | 900 ns  |
|                  |  |  | $V_{DD} = 12V$ |     | 700 ns  |
|                  |  |  | $V_{DD} = 9V$  |     | 1000 ns |
|                  |  | R port output propagation time after $\phi$ rise | $V_{DD} = 12V$ |     | 800 ns  |
| $t_V(\phi-D)$    | R port data valid time after $\phi$ rise                       |  | $V_{DD} = 9V$  | 0   | ns      |
|                  |  |  | $V_{DD} = 12V$ | 0   | ns      |
| $t_p(P-D)$       | Output propagation time, from P input to R port                |  | $V_{DD} = 9V$  |     | 900 ns  |
|                  |  |  | $V_{DD} = 12V$ |     | 700 ns  |
| $t_V(\phi-P)$    | P port output data valid time after $\phi$ fall                |  | $V_{DD} = 9V$  | 0   | ns      |
|                  |  |  | $V_{DD} = 12V$ | 0   | ns      |
| $t_{VZ}(\phi-P)$ | P port high-impedance state valid time after $\phi$ fall       |  | $V_{DD} = 9V$  | 0   | ns      |
|                  |  |  | $V_{DD} = 12V$ | 0   | ns      |
| $t_{PxZ}(D-P)$   | P port high-impedance state propagation time after $\phi$ fall |  | $V_{DD} = 9V$  |     | 1200 ns |
|                  |  |  | $V_{DD} = 12V$ |     | 900 ns  |
| $t_{PxV}(D-P)$   | P port valid output propagation time after $\phi$ fall         |  | $V_{DD} = 9V$  |     | 1200 ns |
|                  |  |  | $V_{DD} = 12V$ |     | 900 ns  |
| $t_{PvZ}(RES-P)$ | P port output high-impedance propagation time after reset      |  | $V_{DD} = 9V$  |     | 800 ns  |
|                  |  |  | $V_{DD} = 12V$ |     | 600 ns  |
| $t_{PvZ}(RES-R)$ | R port output high-impedance propagation time after reset      |  | $V_{DD} = 9V$  |     | 700 ns  |
|                  |  |  | $V_{DD} = 12V$ |     | 500 ns  |
| $t_{VZ}(RES-R)$  | P port output high-impedance valid time after reset rise       |  | $V_{DD} = 9V$  | 0   | ns      |
|                  |  |  | $V_{DD} = 12V$ | 0   | ns      |

Note 1 : The P port output high-impedance state propagation time after  $\phi$  rise is indicated for the open-drain output ports.


- 2 :  $R_0$ : Port R pull-up resistor (to  $V_{CC} = 5V$ )
- $R_1$ : Port P40~P43 pull-up resistor (to  $V_{DD}$ )
- $R_2$ : Port P44 pull-down resistor (to  $V_{SS}$ )
- $R_3$ : Port p45~P49 load resistor (to  $V_{DD}$ )

## INPUT/OUTPUT EXPANDER

**TIMING DIAGRAM** (With reference voltage of  $0.9 \times V_{DD}$  for high level and  $0.1 \times V_{DD}$  for low level)For R/W,  $\overline{CE}$ ,  $\phi$  and  $\overline{RES}$ ,  $R_0 \sim R_3$ , high level is  $0.9 \times V_{CC}$  and low level is  $0.1 \times V_{CC}$ .**During output****During input**


**INPUT/OUTPUT EXPANDER**

During direction register changing



6

During resetting



## INPUT/OUTPUT EXPANDER

## APPLICATION EXAMPLES

## Connection with M50740SP

Fig. 1 shows the connections between the M50790SP I/O expander and the M50740-XXXSP. The addresses listed in Table 1 are reserved for the M50790SP, and data read and write operations are possible in the same way as for the internal ports of the M50740-XXXSP. (Only the low-order 4 bits of the data are valid.) The timing and control signals are generated automatically at the M50740-XXXSP end.

The operation is now described. The output ports are set OFF state and the input/output ports are placed in the high-impedance state by the RESET OUT signal from the M50740-XXXSP.

Port inputting or outputting is conducted by the same instructions as those to the M50740-XXXSP's other zero page

memory. With output port P40 ~ P44 read operations the contents of the respective output latches can be read out. With input/output ports P45 ~ P49 the contents of the direction register can determine whether the read data come from the output latches or input ports. "1's" for each direction register bit signifies output and "0's" signifies input.

The contents of the direction registers cannot be read out. They must be set using the store instruction. Table 2 shows the codes written into the direction registers and the states of the input/output bits of the ports.

Fig. 2 shows the construction of each of the output ports. When an address shown in Table 1 is accessed, double the normal instruction execution time is required and so care must be taken when calculating the processing time.

This precaution must be taken since a margin is provided for interfacing with the I/O expander.




Fig.1 Example of connections between I/O expander (M50790SP) and microcomputer (M50740-XXXSP)

**INPUT/OUTPUT EXPANDER****Table 1 Addresses reserved for I/O expander**


| Address (hexadecimal)<br>in zero page | Data bit         |                  |                  |                  |                |                    |                       |                | Remarks |
|---------------------------------------|------------------|------------------|------------------|------------------|----------------|--------------------|-----------------------|----------------|---------|
|                                       | D <sub>7</sub> * | D <sub>6</sub> * | D <sub>5</sub> * | D <sub>4</sub> * | D <sub>3</sub> | D <sub>2</sub>     | D <sub>1</sub>        | D <sub>0</sub> |         |
| DF                                    |                  |                  |                  |                  | P49            | Direction Register | 0: Input, 1: Output   |                |         |
| DE                                    |                  |                  |                  |                  | P49            |                    | CMOS 3state I/O       |                |         |
| DD                                    |                  |                  |                  |                  | P48            | Direction Register | 0: Input, 1: Output   |                |         |
| DC                                    |                  |                  |                  |                  | P48            |                    | CMOS 3state I/O       |                |         |
| DB                                    |                  |                  |                  |                  | P47            | Direction Register | 0: Input, 1: Output   |                |         |
| DA                                    |                  |                  |                  |                  | P47            |                    | CMOS 3state I/O       |                |         |
| D9                                    |                  |                  |                  |                  | P46            | Direction Register | 0: Input, 1: Output   |                |         |
| D8                                    |                  |                  |                  |                  | P46            |                    | CMOS 3state I/O       |                |         |
| D7                                    |                  |                  |                  |                  | P45            | Direction Register | 0: Input, 1: Output   |                |         |
| D6                                    |                  |                  |                  |                  | P45            |                    | CMOS 3state I/O       |                |         |
| D5                                    |                  |                  |                  |                  | P44            |                    | Pch Open Drain Output |                |         |
| D4                                    |                  |                  |                  |                  | P43            |                    | Nch OPen Drain Output |                |         |
| D3                                    |                  |                  |                  |                  | P42            |                    | " "                   |                |         |
| D2                                    |                  |                  |                  |                  | P41            |                    | " "                   |                |         |
| D1                                    |                  |                  |                  |                  | P40            |                    | " "                   |                |         |
| D0                                    |                  |                  |                  |                  | *              |                    |                       |                |         |

\* Bits D<sub>4</sub>~D<sub>7</sub> are ignored when the M50790SP is accessed.

**Table 2 Port setting examples**

| Direction register (low-order 4 bits) |                |                |                | Port P4i bit       |                    |                    |                    |
|---------------------------------------|----------------|----------------|----------------|--------------------|--------------------|--------------------|--------------------|
| D <sub>3</sub>                        | D <sub>2</sub> | D <sub>1</sub> | D <sub>0</sub> | P 4 i <sub>3</sub> | P 4 i <sub>2</sub> | P 4 i <sub>1</sub> | P 4 i <sub>0</sub> |
| 0                                     | 0              | 0              | 0              | Input              | Input              | Input              | Input              |
| 0                                     | 0              | 0              | 1              | Input              | Input              | Input              | Output             |
| 0                                     | 0              | 1              | 0              | Input              | Input              | Output             | Input              |
| 0                                     | 0              | 1              | 1              | Input              | Input              | Output             | Output             |
| 0                                     | 1              | 0              | 0              | Input              | Output             | Input              | Input              |
| 0                                     | 1              | 0              | 1              | Input              | Output             | Input              | Output             |
| 0                                     | 1              | 1              | 0              | Input              | Output             | Output             | Input              |
| 0                                     | 1              | 1              | 1              | Input              | Output             | Output             | Output             |
| 1                                     | 0              | 0              | 0              | Output             | Input              | Input              | Input              |
| 1                                     | 0              | 0              | 1              | Output             | Input              | Input              | Output             |
| 1                                     | 0              | 1              | 0              | Output             | Input              | Output             | Input              |
| 1                                     | 0              | 1              | 1              | Output             | Input              | Output             | Output             |
| 1                                     | 1              | 0              | 0              | Output             | Output             | Input              | Input              |
| 1                                     | 1              | 0              | 1              | Output             | Output             | Input              | Output             |
| 1                                     | 1              | 1              | 0              | Output             | Output             | Output             | Input              |
| 1                                     | 1              | 1              | 1              | Output             | Output             | Output             | Output             |

6

**Fig.2 Output port format**

INPUT/OUTPUT EXPANDER

## DESCRIPTION

The M5L8243P is an input/output expander fabricated using N-channel silicon-gate ED-MOS technology. This device is designed specifically to provide a low-cost means of I/O expansion for the MELPS 8-48 single-chip microcomputers and MELPS 8-41 slave microcomputers.

## FEATURES

- 16 Input/output pins ( $I_{OL}$  = 5.0mA(max.))
- Simple interface to MELPS 8-48, MELPS 8-41
- Single 5V power supply
- Low power dissipation ..... 50mW(typ.)
- Interchangeable with i8243 in pin configuration and electrical characteristics


## APPLICATION

I/O expansion for the MELPS 8-48 single-chip microcomputers and MELPS 8-41 slave microcomputers.

## FUNCTION


The M5L8243P is designed to provide a low-cost means of I/O expansion for the MELPS 8-41 and the MELPS 8-48. The M5L8243P consists of four 4-bit bidirectional static I/O ports and one 4-bit port which serves as an interface to the MELPS 8-41 and MELPS 8-48. Thus multiple M5L8243Ps can be added to a single master. Using the original instruction set of the master, the M5L8243P serves as the in resident I/O facility. Its I/O ports are accessed by instructions MOVD, ANLD and ORLD.

## PIN CONFIGURATION (TOP VIEW)



Outline 24P4

## BLOCK DIAGRAM



**INPUT/OUTPUT EXPANDER****PIN DESCRIPTION**

| Symbol   | Name   | Input or output | Function   |
|--|--|-----------------|--|
| CS   | Chip select  | In              | Chip select input. A high on CS causes PROG input to be regarded high inside the M5L8243P, then this inhibits any change of output or internal status.   |
| PROG   | Program  | In              | A high-to-low transition on PROG signifies that address (PORT 4-7) and control are available on PORT 2, and a low-to-high transition signifies that the designated data is available on the designated port through PORT 2. The designation is shown in Table 1.   |
| P2 <sub>0</sub> ~P2 <sub>3</sub>   | Input/output port 2  | In/out          | The 4-bit bidirectional port contains the address and control bits shown in Table 1 on a high-to-low transition of PROG. During a low-to-high transition it contains the input (output) data on this port.   |
| P4 <sub>0</sub> ~P4 <sub>3</sub><br>P5 <sub>0</sub> ~P5 <sub>3</sub><br>P6 <sub>0</sub> ~P6 <sub>3</sub><br>P7 <sub>0</sub> ~P7 <sub>3</sub> | Input/output port 4<br>Input/output port 5<br>Input/output port 6<br>Input/output port 7 | In/out          | The 4-bit bidirectional I/O port. May be programmed to be input, low-impedance latched output or a three-state. This port is automatically set output mode when it is written. ANLed or ORLed then continues its mode until next read operation. After reset on a read operation, this port is in high-impedance and input mode. |

**OPERATION**

The M5L8243P is an input/output expander designed specifically for the MELPS 8-41 and MELPS 8-48. The MELPS 8-41 and MELPS 8-48 already have instructions and PROG pin to communicate with the M5L8243P.

An example of the M5L8243P and the MELPS 8-41 or MELPS 8-48 is shown in Fig. 1. The following description of the M5L8243P basic operation is made according to Fig. 1. Upon initial application of power supply to the device, and then about 500μs after, resident bias circuits become stable and each device is ready to operate. And each port of the M5L8243P is set input mode (high-impedance) by means of a resident power-on initialization circuit.

When the microcomputer begins to execute a transfer instruction

**MOVD A, Pi      i = 4, 5, 6, 7**

which means the value on the port Pi is transferred to the accumulator, then the signals are sent out on the pins PROG and P2<sub>0</sub>~P2<sub>3</sub> as shown in Timing Diagram.

On the high-to-low transition of the pin PROG, the M5L8243P latches the instructions (ex. 0000) into itself from pins P2<sub>0</sub>~P2<sub>3</sub> and transfers them to the instruction register (① in Timing Diagram). During the low-level of PROG, the M5L8243P continuously outputs the contents of the specified input (output) port (in this case port P<sub>4</sub>) to pins P2<sub>0</sub>~P2<sub>3</sub> (② in Timing Diagram). The microcomputer, at an appropriate time, latches the level of pins P2<sub>0</sub>~P2<sub>3</sub> and resumes high-level of PROG.

The next example is the case in which the microcomputer executes

**MOVD Pi, A      i = 4, 5, 6, 7**

the transfer (output) instruction.

In this case, as in the previous case, on the high-to-low transition of the pin PROG, the M5L8243P latches the instructions (ex. 0110) into itself from pins P2<sub>0</sub>~P2<sub>3</sub> and transfers them to the instruction register (① in Timing Diagram). After this, the microcomputer sends out high to the pin PROG, transferring the data to pin P2<sub>0</sub>~P2<sub>3</sub> which is an output data to input/output port. Then the M5L8243P transfers the data of pins P2<sub>0</sub>~P2<sub>3</sub> to the port latch of the designated input/output port (in this case P<sub>6</sub>). In a few seconds after a low-to-high transition on the PROG, the designated port (P<sub>6</sub>) becomes in an output mode and the data of the port latch are transferred to the port pins (③ in Timing Diagram).

When instructions

**ANLD Pi, A**

**ORLD Pi, A      i = 4, 5, 6, 7**

are executed, the microcomputer generally operates as same function as MOVD Pi, A.

It only differs in that the data of port latch after ④ in the Timing Diagram is ANDed or ORed with the data of port latch before ④ and the data of pins P2<sub>0</sub>~P2<sub>3</sub>.

When instructions

**MOVD Pi, A**

**ANLD Pi, A**

**ORLD Pi, A      i = 4, 5, 6, 7**

are executed toward the port in an output mode, the outputs are generated on the port as soon as low-to-high transition on the PROG occurs.

When the mode of the output port is going to be changed during the execution and the instruction

**MOVD A, Pi      i = 4, 5, 6, 7**

is executed, it is preferable to execute one dummy instruction. Because it takes a little time to turn the designated port into a high-impedance state after high-to-low transition on the PROG, the result may be that the first instruction is not read correctly.

## INPUT/OUTPUT EXPANDER

## ABSOLUTE MAXIMUM RATINGS

| Symbol    | Parameter                            | Conditions               | Limits  | Unit |
|-----------|--------------------------------------|--------------------------|---------|------|
| $V_{CC}$  | Supply voltage                       | With respect to $V_{SS}$ | -0.5~7  | V    |
| $V_I$     | Input voltage                        |                          | -0.5~7  | V    |
| $V_O$     | Output voltage                       |                          | -0.5~7  | V    |
| $P_d$     | Maximum power dissipation            | $T_a = 25^\circ C$       | 600     | mW   |
| $T_{opr}$ | Operating free-air temperature range |                          | -20~75  | °C   |
| $T_{stq}$ | Storage temperature range            |                          | -65~150 | °C   |

RECOMMENDED OPERATING CONDITIONS ( $T_a = -20\sim75^\circ C$ ,  $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)

| Symbol   | Parameter                | Limits |     |                | Unit |
|----------|--------------------------|--------|-----|----------------|------|
|          |                          | Min    | Nom | Max            |      |
| $V_{CC}$ | Supply voltage           | 4.5    | 5   | 5.5            | V    |
| $V_{SS}$ | Supply voltage           |        | 0   |                | V    |
| $V_{IH}$ | High-level input voltage | 2      |     | $V_{CC} + 0.5$ | V    |
| $V_{IL}$ | Low-level input voltage  | -0.5   |     | 0.8            | V    |

ELECTRICAL CHARACTERISTICS ( $T_a = -20\sim75^\circ C$ ,  $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)

| Symbol    | Parameter                               | Test conditions                              | Limits |     |      | Unit    |
|-----------|---|--|--------|-----|------|---------|
|           |   |  | Min    | Typ | Max  |         |
| $V_{OL1}$ | Low-level output voltage, ports 4~7     | $I_{OL} = 5mA$                               |        |     | 0.45 | V       |
| $V_{OL2}$ | Low-level output voltage, port 7        | $I_{OL} = 20mA$                              |        |     | 1    | V       |
| $V_{OL3}$ | Low-level output voltage, port 2        | $I_{OL} = 0.6mA$                             |        |     | 0.45 | V       |
| $V_{OH1}$ | High-level output voltage, ports 4~7    | $I_{OH} = -240\mu A$                         | 2.4    |     |      | V       |
| $V_{OH2}$ | High-level output voltage, port 2       | $I_{OH} = -100\mu A$                         | 2.4    |     |      | V       |
| $I_{I1}$  | Input leakage current, ports 4~7        | $0V \leq V_{in} \leq V_{CC}$                 | -10    |     | 20   | $\mu A$ |
| $I_{I2}$  | Input leakage current, port 2, CS, PROG | $0V \leq V_{in} \leq V_{CC}$                 | -10    |     | 10   | $\mu A$ |
| $I_{CC}$  | Supply current from $V_{CC}$            |  |        | 10  | 20   | mA      |
| $I_{OL}$  | Sum of all $I_{OL}$ from 16 outputs     | $I_{OL} = 5mA$ ( $V_{OL} = 0.45V$ ) Each pin |        |     | 80   | mA      |

Table 1 Instruction and address codes

| Instruction code | P2 <sub>3</sub> | P2 <sub>2</sub> | Address code | P2 <sub>1</sub> | P2 <sub>0</sub> |
|------------------|-----------------|-----------------|--------------|-----------------|-----------------|
| Read             | 0               | 0               | port 4       | 0               | 0               |
| Write            | 0               | 1               | port 5       | 0               | 1               |
| ORLD             | 1               | 0               | port 6       | 1               | 0               |
| ANLD             | 1               | 1               | port 7       | 1               | 1               |




Fig.1 Basic connection

**INPUT/OUTPUT EXPANDER****TIMING REQUIREMENTS** ( $T_a = -20\sim75^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)


| Symbol            | Parameter                               | Alternative symbol | Test conditions | Limits |     |     | Unit |
|-------------------|---|--------------------|-----------------|--------|-----|-----|------|
|                   |   |                    |                 | Min    | Typ | Max |      |
| $t_{SU(INST-PR)}$ | Instruction code setup time before PROG | $t_A$              | 80pF Load       | 100    |     |     | ns   |
| $t_{H(PR-INST)}$  | Instruction code hold time after PROG   | $t_B$              | 20pF Load       | 60     |     |     | ns   |
| $t_{SU(DQ-PR)}$   | Data setup time before PROG             | $t_C$              | 80pF Load       | 200    |     |     | ns   |
| $t_{H(PR-DQ)}$    | Data hold time after PROG               | $t_D$              | 20pF Load       | 20     |     |     | ns   |
| $t_{W(PR)}$       | PROG pulse width                        | $t_K$              |                 | 700    |     |     | ns   |
| $t_{SU(CS-PR)}$   | Chip-select setup time before PROG      | $t_{CS}$           |                 | 50     |     |     | ns   |
| $t_{H(PR-CS)}$    | Chip-select hold time after PROG        | $t_{CS}$           |                 | 50     |     |     | ns   |
| $t_{SU(PORT-PR)}$ | Port setup time before PROG             | $t_{IP}$           |                 | 100    |     |     | ns   |
| $t_{H(PR-PORT)}$  | Port hold time after PROG               | $t_{IP}$           |                 | 100    |     |     | ns   |

**SWITCHING CHARACTERISTICS** ( $T_a = -20\sim75^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)

| Symbol                         | Parameter                    | Alternative symbol | Test conditions | Limits |     |     | Unit |
|--------------------------------|------------------------------|--------------------|-----------------|--------|-----|-----|------|
|                                |                              |                    |                 | Min    | Typ | Max |      |
| $t_{a(PR)}$                    | Data access time after PROG  | $t_{ACC}$          | 80pF Load       | 0      |     | 650 | ns   |
| $t_{dv(PR)}$                   | Data valid time after PROG   | $t_H$              | 20pF Load       | 0      |     | 150 | ns   |
| $t_{PHL(PR)}$<br>$t_{PLH(PR)}$ | Output valid time after PROG | $t_{PO}$           | 100pF Load      |        |     | 700 | ns   |
| $t_{PZX(PR)}$<br>$t_{PXZ(PR)}$ | Input/output switching time  | —                  |                 |        |     | 800 | ns   |

## INPUT/OUTPUT EXPANDER


## TIMING DIAGRAM



Note 1 : AC test conditions  
 Input pulse level ..... 0.45~2.4V  
 Input pulse rise time  $t_r$  (10%~90%) ..... 20ns  
 Input pulse fall time  $t_f$  (10%~90%) ..... 20ns

Reference voltage for switching characteristic measurement.  
 Output  $V_{OH}$  ..... 2V  
 $V_{OL}$  ..... 0.8V

## Current Sinking Capability



Each of the 16 I/O lines of the M5L8243P is capable of sinking 5mA simultaneously ( $V_{OL} = 0.45V$  max). However, the drive capacity of each line depends upon whether all lines are sinking current simultaneously and on the degree of loading. This is illustrated in the curve shown.

## Example

Assuming that the remaining pins are not loaded, how many pins would be able to accommodate 20LSTTL loads (0.4mA) ?

$$\begin{aligned} I_{OL} &= 0.4\text{mA} \times 20 = 8\text{mA} \quad (\text{sink current for each pin}) \\ \Sigma I_{OL} &= 60\text{mA} \text{ from curve (POINT A)} \\ &\quad (\text{total sinking current}) \end{aligned}$$

$$\text{Number of pins} = 60\text{mA} \div 8\text{mA} = 7.5 > 7$$

For this case, each of the 7 lines could sink 8mA for a total of 56mA. Since 4mA reserve sinking capability exists, 9 of the I/O lines of the M5L8243P can be divided arbitrarily.

**INPUT/OUTPUT EXPANDER****Example**

To use 20mA sinking capability at port 7, find the effects on the sinking capabilities of the other I/O lines.

Assume the M5L8243P is driving loads as shown below.

3 lines: -20mA ( $V_{OL} = 1.0V$  max, port 7 only)

4 lines: -4mA ( $V_{OL} = 0.45V$  max)


9 lines: -1.6mA ( $V_{OL} = 0.45V$  max)

Is this within the allowable limit?

$$\sum I_{OL} = (20mA \times 3) + (4mA \times 4) + (1.6mA \times 9) = 90.4mA$$

From the curve we see that with respect to  $I_{OL} = 4mA$ ,  $I_{OL}$  is 93mA (Point B) and that the above load of 90.4mA is within the limit of 93mA.

Note: The sinking current of ports 4 ~ 7 must not exceed 30mA regardless of the value of  $V_{OL}$ .



**Fig.2 Expansion interface example**

**INPUT/OUTPUT EXPANDER****DESCRIPTION**

The M5M82C43P is an input/output expander fabricated using CMOS silicon-gate technology. This device is designed specifically to provide a low-cost means of I/O expansion for the MELPS8-48 single-chip 8-bit microcomputers and the MELPS8-41 slave microcomputers.

**FEATURES**

- 16 input/output pins ( $I_{OL} = 5.0\text{mA}$  (max.))
- Simple interface to MELPS8-48, MELPS8-41
- Single 5V power supply
- Interchangeable with i8243 in pin configuration


**APPLICATION**

I/O expansion for the MELPS8-48 single-chip microcomputers and the MELPS8-41 slave microcomputers.


**FUNCTION**

The M5M82C43P is designed to provide a low-cost means of I/O expansion for the MELPS8-41 slave microcomputers and the MELPS8-48 single-chip microcomputers. The M5M82C43P consists of four 4-bit bidirectional static I/O ports and one 4-bit port which serves as an interface to the MELPS8-41 and MELPS8-48. Thus multiple M5M82C43Ps can be added to a single master.

Using the original instruction set of the master, the M5M82C43P serves as the in-resident I/O facility. Its I/O ports are accessed by instructions MOVD, ANLD and ORLD.

**PIN CONFIGURATION (TOP VIEW)**

Outline 24P4

**BLOCK DIAGRAM**

**INPUT/OUTPUT EXPANDER****PIN DESCRIPTION**

| Symbol   | Name   | Input or output | Function  |
|--|--|-----------------|---|
| CS   | Chip select  | In              | Chip select input. A high on CS causes PROG input to be regarded high inside the M5M82C43P. This then inhibits any change of output or internal status.   |
| PROG   | Program  | In              | A high-to-low transition on PROG signifies that address (ports 4~7) and control are available on port 2, and a low-to-high transition signifies that the designated data is available on the designated port through port 2. The designation is shown in Table 1.   |
| P2 <sub>0</sub> ~P2 <sub>3</sub>   | Input/output port 2  | In/out          | This 4-bidirectional port contains the address and control bits shown in Table 1 on a high-to-low transition of PROG. During a low-to-high transition, it contains the input (output) data on this port.  |
| P4 <sub>0</sub> ~P4 <sub>3</sub><br>P5 <sub>0</sub> ~P5 <sub>3</sub><br>P6 <sub>0</sub> ~P6 <sub>3</sub><br>P7 <sub>0</sub> ~P7 <sub>3</sub> | Input/output port 4<br>Input/output port 5<br>Input/output port 6<br>Input/output port 7 | In/out          | 4-bit bidirectional I/O ports. May be programmed to be input, low-impedance latched or 3-state. These ports are automatically set to the output mode when written, ANLED or ORLED and this mode continues until the next read operation. After reset on a read operation, this port is placed in the high impedance and input mode. |

**OPERATION**

The M5M82C43P is an input/output expander designed specifically for the MELPS8-41 and MELPS8-48. The MELPS8-41 and MELPS8-48 already have instructions and PROG pin to communicate with the M5M82C43P.

An example of the M5M82C43P and the M5M80C49-XXXP is shown in Fig. 1. The following description of the M5M82C43P basic operation is made according to Fig. 1.

Upon initial application of the power supply to the device, each port of the M5M82C43P is set to the input mode (high-impedance) by means of the resident power-on initialization circuit.

When the microcomputer begins to execute a transfer instruction

**MOVD A, Pi      i = 4, 5, 6, 7**

which means the value on the port Pi is transferred to the accumulator, then the signals are sent out on the pins PROG and P2<sub>0</sub>~P2<sub>3</sub>, as shown in the timing diagram.

On the high-to-low transition of pin PROG, the M5M82C43P latches the instructions (e.g. 0000) into itself from pins P2<sub>0</sub>~P2<sub>3</sub> and transfers them to the instruction register (① in the timing diagram). During the low-level of PROG, the M5M82C43P continuously outputs the contents of the specified input (output) port (in this case, port P4) to pins P2<sub>0</sub>~P2<sub>3</sub> (② in the timing diagram). The microcomputer, at the appropriate time, latches the level of pins P2<sub>0</sub>~P2<sub>3</sub> and resumes the high level of PROG.

The next example is the case in which the microcomputer executes

**MOVD Pi, A      i = 4, 5, 6, 7**

the transfer (output) instruction.

In this case, as in the previous case, on the high-to-low transition of pin PROG, the M5M82C43P latches the instructions (e.g. 0110) into itself from pins P2<sub>0</sub>~P2<sub>3</sub> and transfers them to the instruction register (① in the timing diagram). After this the microcomputer sends out high to pin PROG, transferring the data to pins P2<sub>0</sub>~P2<sub>3</sub> which is an output data to the input/output port. Then the M5M82C43P transfers the data of pins P2<sub>0</sub>~P2<sub>3</sub> to the port latch of the designated input/output port (in this case P6). In a few seconds after a low-to-high transition on the PROG, the designated port (P6) is set to the output mode and the data of the port latch is transferred to the port pins (③ in the timing diagram).

When instructions

**ANLD Pi, A**

**ORLD Pi, A      i = 4, 5, 6, 7**

are executed, the microcomputer generally operates as the same function as MOVD Pi, A.

It only differs in that the data of the port latch after ④ in the timing diagram is ANDed or ORed with the data of the port latch before ④ and the data of pins P2<sub>0</sub>~P2<sub>3</sub>.

When instructions

**MOVD Pi, A**

**ANLD Pi, A**

**ORLD Pi, A      i = 4, 5, 6, 7**

are executed toward the port in an output mode, the outputs are generated on the port as soon as low-to-high transition on the PROG occurs.

When the mode of the output port is going to be changed during the execution and the instruction

**MOVD A, Pi      i = 4, 5, 6, 7**

is executed, it is preferable to execute one dummy instruction. Because it takes a little time to turn the designated port into a high-impedance state after the high-to-low transition on the PROG, the result may be that the first instruction is not read correctly.

**INPUT/OUTPUT EXPANDER****ABSOLUTE MAXIMUM RATINGS**

| Symbol    | Parameter                            | Conditions         | Limits                           | Unit |
|-----------|--------------------------------------|--------------------|----------------------------------|------|
| $V_{CC}$  | Supply voltage                       |                    | $V_{SS} - 0.3 \sim 7$            | V    |
| $V_I$     | Input voltage                        |                    | $V_{SS} - 0.3 \sim V_{CC} + 0.3$ | V    |
| $V_O$     | Output voltage                       |                    | $V_{SS} - 0.3 \sim V_{CC} + 0.3$ | V    |
| $P_d$     | Maximum power dissipation            | $T_a = 25^\circ C$ | 1000                             | mW   |
| $T_{opr}$ | Operating free-air temperature range |                    | -40~85                           | °C   |
| $T_{stg}$ | Storage temperature range            |                    | -65~150                          | °C   |

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim 85^\circ C$ ,  $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)


| Symbol   | Parameter                | Limits        |     |               | Unit |
|----------|--------------------------|---------------|-----|---------------|------|
|          |                          | Min           | Nom | Max           |      |
| $V_{CC}$ | Supply voltage           | 4.5           | 5   | 5.5           | V    |
| $V_{SS}$ | Supply voltage           |               | 0   |               | V    |
| $V_{IH}$ | High-level input voltage | 0.7X $V_{CC}$ |     | $V_{CC}$      | V    |
| $V_{IL}$ | Low-level input voltage  | $V_{SS}$      |     | 0.3X $V_{CC}$ | V    |

**ELECTRICAL CHARACTERISTICS** ( $T_a = -40 \sim 85^\circ C$ ,  $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)

| Symbol    | Parameter                              | Test conditions  | Limits         |     |      | Unit    |
|-----------|--|--|----------------|-----|------|---------|
|           |  |  | Min            | Typ | Max  |         |
| $I_{OL1}$ | Low-level output voltage, ports 4~7    | $I_{OL} = 5mA$   |                |     | 0.45 | V       |
| $I_{OL2}$ | Low-level output voltage, port 7       | $I_{OL} = 20mA$  |                |     | 1    | V       |
| $I_{OL3}$ | Low-level output voltage, port 2       | $I_{OL} = 0.6mA$   |                |     | 0.45 | V       |
| $I_{OH1}$ | High-level output voltage, ports 4~7   | $I_{OH} = -240\mu A$   | 0.75X $V_{CC}$ |     |      | V       |
| $I_{OH2}$ | High-level output voltage, port 2      | $I_{OH} = -100\mu A$   | 0.75X $V_{CC}$ |     |      | V       |
| $I_{I1}$  | Input leakage current, ports 4~7       | $V_{SS} \leq V_{IN} \leq V_{CC}$   | -10            |     | 20   | $\mu A$ |
| $I_{I2}$  | Input leakage current port 2, CS, PROG | $V_{SS} \leq V_{IN} \leq V_{CC}$   | -10            |     | 10   | $\mu A$ |
| $I_{CC1}$ | Supply current(1)                      | $V_{CC} = 5.5V$ , $V_{IN} = V_{CC}$ or $V_{SS}$<br>PROG input pulse period = 5 $\mu s$ |                |     | 2    | mA      |
| $I_{CC2}$ | Supply current(2)                      | $V_{CC} = 5.5V$ , $V_{IN} = V_{CC}$ or $V_{SS}$<br>PROG = $V_{CC}$                     |                |     | 10   | $\mu A$ |
| $I_{OL}$  | Sum of all $I_{OL}$ from 16 outputs    | $I_{OL} = 5mA$ ( $V_{OL} = 0.45V$ ) each pin   |                |     | 80   | mA      |

**Table 1 Instruction and address codes**

| Instruction code | P2 <sub>3</sub> | P2 <sub>2</sub> | Address code | P2 <sub>1</sub> | P2 <sub>0</sub> |
|------------------|-----------------|-----------------|--------------|-----------------|-----------------|
| Read             | 0               | 0               | Port 4       | 0               | 0               |
| Write            | 0               | 1               | Port 5       | 0               | 1               |
| ORLD             | 1               | 0               | Port 6       | 1               | 0               |
| ANLD             | 1               | 1               | Port 7       | 1               | 1               |


**Fig.1 Basic connection**

**INPUT/OUTPUT EXPANDER****TIMING REQUIREMENTS** ( $T_a = -40\sim85^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted)



| Symbol            | Parameter                               | Alternative symbol | Test conditions     | Limits |     |     | Unit |
|-------------------|---|--------------------|---------------------|--------|-----|-----|------|
|                   |   |                    |                     | Min    | Typ | Max |      |
| $t_{SU(INST-PR)}$ | Instruction code setup time before PROG | $t_A$              | $C_L = 80\text{pF}$ | 100    |     |     | ns   |
| $t_{H(PR-INST)}$  | Instruction code hold time after PROG   | $t_B$              | $C_L = 20\text{pF}$ | 60     |     |     | ns   |
| $t_{SU(DQ-PR)}$   | Data setup time before PROG             | $t_C$              | $C_L = 80\text{pF}$ | 200    |     |     | ns   |
| $t_{H(PR-DQ)}$    | Data hold time after PROG               | $t_D$              | $C_L = 20\text{pF}$ | 20     |     |     | ns   |
| $t_W(PR)$         | PROG pulse width                        | $t_K$              |                     | 700    |     |     | ns   |
| $t_{SU(CS-PR)}$   | Chip select setup time before PROG      | $t_{CS}$           |                     | 50     |     |     | ns   |
| $t_{H(PR-CS)}$    | Chip select hold time after PROG        | $t_{CS}$           |                     | 50     |     |     | ns   |
| $t_{SU(PORT-PR)}$ | Port setup time before PROG             | $t_{IP}$           |                     | 100    |     |     | ns   |
| $t_{H(PR-PORT)}$  | Port hold time after PROG               | $t_{IP}$           |                     | 100    |     |     | ns   |

**SWITCHING CHARACTERISTICS** ( $T_a = -40\sim85^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted)

| Symbol                         | Parameter                    | Alternative symbol | Test conditions      | Limits |     |     | Unit |
|--------------------------------|------------------------------|--------------------|----------------------|--------|-----|-----|------|
|                                |                              |                    |                      | Min    | Typ | Max |      |
| $t_A(PR)$                      | Data access time after PROG  | $t_{ACC}$          | $C_L = 80\text{pF}$  | 0      |     | 650 | ns   |
| $t_{DV(PR)}$                   | Data valid time after PROG   | $t_H$              | $C_L = 20\text{pF}$  | 0      |     | 150 | ns   |
| $t_{PHL(PR)}$<br>$t_{PLH(PR)}$ | Output valid time after PROG | $t_{PO}$           | $C_L = 100\text{pF}$ |        |     | 700 | ns   |
| $t_{PZX(PR)}$<br>$t_{PXZ(PR)}$ | Input/output switching time  | —                  |                      |        |     | 800 | ns   |

**INPUT/OUTPUT EXPANDER****TIMING DIAGRAM**

Note 1 : Input pulse level .....  $0.3 \times V_{CC} \sim 0.7 \times V_{CC}$   
 Input pulse rise time  $t_r$  ..... 20ns  
 Input pulse fall time  $t_f$  ..... 20ns  
 Reference voltage for switching characteristic measurement

**Current Sinking Capability**

Each of the 16 I/O lines of the M5M82C43P is capable of sinking 5mA simultaneously ( $V_{OL} = 0.45V$  max). However, the drive capacity of each line depends upon whether all lines are sinking current simultaneously and on the degree of loading. This is illustrated in the curve shown.

**Example:**

Assuming that the remaining pins are not loaded, how many pins would be able to accommodate 20LSTTL loads (0.4mA)?

$$I_{OL} = 0.4mA \times 20 = 8mA \text{ (sink current for each pin)}$$

$$\Sigma I_{OL} = 60mA \text{ from curve (point A)} \\ \text{(total sinking current)}$$

$$\text{Number of pins} = 60mA \div 8mA = 7.5 > 7$$

For this case, each of the 7 lines could sink 8mA for a total of 56mA. Since a 4mA reserve sinking capability exists, 9 of the I/O lines of the M5M82C43P can be divided arbitrarily.

## INPUT/OUTPUT EXPANDER

Example:

To use the 20mA sinking capability at port 7, find the effects on the sinking capabilities of the other I/O lines. Assume the M5M82C43P is driving loads as shown below:

3 lines: 20mA ( $V_{OL} = 1.0V$  max, port 7 only)

4 lines: 4mA ( $V_{OL} = 0.45V$  max)

9 lines: 1.6mA ( $V_{OL} = 0.45V$  max)

Is this within the allowable limit?

$$\Sigma I_{OL} = (20\text{mA} \times 3) + (4\text{mA} \times 4) + (1.6\text{mA} \times 9) = 90.4\text{mA}$$

From the curve it is seen that with respect to  $I_{OL} = 4\text{mA}$ ,  $I_{OL}$  is 93mA (point B) and that the above load of 90.4mA is within the limit of 93mA.

Note: The sinking current of port 4 ~ 7 must not exceed 30mA regardless of the value of  $V_{OL}$ .






Fig.2 Expansion interface example

**INPUT/OUTPUT EXPANDER**


**OUTPUT VOLTAGE VS.  
OUTPUT SINK CURRENT  
(Port P4~Port P7)**




**OUTPUT VOLTAGE VS.  
OUTPUT SINK CURRENT  
(Port P4~Port P7)**




**OUTPUT VOLTAGE VS.  
OUTPUT SINK CURRENT  
(Port P2)**




**OUTPUT VOLTAGE VS.  
OUTPUT SINK CURRENT  
(Port P2)**



**NORMALIZED SUPPLY CURRENT ( $I_{CC}$ ) VS.  
SUPPLY VOLTAGE**



**NORMALIZED SUPPLY CURRENT ( $I_{CC}$ ) VS.  
MCU OPERATING FREQUENCY**



**2048-BIT STATIC RAM WITH I/O PORTS AND TIMER****DESCRIPTION**

The M5L8155P is a 2K-bit RAM (256-word by 8-bit) fabricated with the Nchannel silicon-gate ED-MOS technology. This IC has 3 I/O ports and a 14-bit counter/timer which make it a good choice to extend the functions of an 8-bit microcomputer. It is incased in a 40-pin plastic DIL package and operates with a single 5V power supply.

**FEATURES**


- Compatible with MELPS 85 devices
- Static RAM: 256 words by 8 bits
- Programmable 8-bit I/O port: 2
- Programmable 6-bit I/O port: 1
- Programmable counter/timer: 14 bits
- Multiplexed address/data bus
- Single 5V power supply
- Configuration and electrical characteristics

**APPLICATION**

Extension of I/O ports and timer function for MELPS 85 and MELPS 8-48 devices


**FUNCTION**

The M5L8155P is composed of RAM, I/O ports and counter/timer. The RAM is a 2K-bit static RAM organized as 256 words by 8 bits. The I/O ports consist of 2 programmable 8-bit ports and 1 programmable 6-bit port. The terminals of the 6-bit port can be programmed to function as control terminals for the 8-bit ports, so that the 8-bit ports can be operated in a handshake mode. The counter/timer is composed of 14

**PIN CONFIGURATION (TOP VIEW)**

Outline 40P4

bits that can be used to count down (events or time) and it can generate square wave pulses that can be used for counting and timing.

**BLOCK DIAGRAM**

## 2048-BIT STATIC RAM WITH I/O PORTS AND TIMER

**OPERATION****Data Bus Buffer**

This 3-state bidirectional 8-bit buffer is used to transfer the data while input or output instructions are being executed by the CPU. Command and address information is also transferred through the data bus buffer.

**Read/Write Control Logic**

The read/write control logic controls the transfer of data by interpreting I/O control bus output signals (RD, WR, IO/M and ALE) along with CPU signal (CE). RESET signal is also used to control the transfer of data and commands.

**Bidirectional Address/Data Bus (AD<sub>0</sub>~AD<sub>7</sub>)**

The bidirectional address/data bus is a 3-state 8-bit bus. The 8-bit address is latched in the internal latch by the falling edge of ALE. Then if IO/M input signal is at high-level, the address of I/O port, counter/timer, or command register is selected. If it is at low-level, memory address is selected.

The 8-bit address data is transferred by read input (RD) or write input (WR).

**Chip Enable Input (CE)**

When CE is at low-level, the address information on address/data bus is stored in the M5L8155P.

**Read Input (RD)**

When RD is at low-level the data bus buffer is active. If IO/M input signal is at low-level, the contents of RAM are read through the address/data bus. If IO/M input is at high-level, the selected contents of I/O port or counter/timer are read through the address/data bus.

**Write Input (WR)**

When WR is at low-level, the data on the address/data bus are written into RAM if IO/M is at low-level, or if IO/M is at high-level they are written into I/O port, counter/timer or command register.

**Address Latch Enable Input (ALE)**

An address on the address/data bus along with the levels of CE and IO/M are latched in the M5L8155P on the falling edge of ALE.

**IO/Memory Input (IO/M)**

When IO/M is at low-level, the RAM is selected, while at high-level the I/O port, counter/timer or command register are selected.

**I/O Port A (PA<sub>0</sub>~PA<sub>7</sub>)**

Port A is an 8-bit general-purpose I/O port. Input/output setting is controlled by the system software.

**I/O Port B (PB<sub>0</sub>~PB<sub>7</sub>)**

Port B is an 8-bit general-purpose I/O port. Input/output setting is controlled by the system software.

**I/O Port C (PC<sub>0</sub>~PC<sub>5</sub>)**

Port C is a 6-bit I/O port that can also be used to output control signals of port A (PA) or port B (PB). The functions of port C are controlled by the system software. When port C is used to output control signals of ports A or B the assignment of the signals to the pins is as shown in Table 1.

Table 1 Pin assignment of control signals of port C

| Pin             |        | Function             |
|-----------------|--------|----------------------|
| PC <sub>5</sub> | B STB  | (port B strobe)      |
| PC <sub>4</sub> | B BF   | (port B buffer full) |
| PC <sub>3</sub> | B INTR | (port B interrupt)   |
| PC <sub>2</sub> | A STB  | (port A strobe)      |
| PC <sub>1</sub> | A BF   | (port A buffer full) |
| PC <sub>0</sub> | A INTR | (port A interrupt)   |

**Timer Input (TIMER IN)**

The signal at this input terminal is used by the counter/timer for counting events or time. (3MHz max.)

**Timer Output (TIMER OUT)**

A square wave signal or pulse from the counter/timer is output through this pin when in the operation mode.

**Command Register (8 bits)**

The command register is an 8-bit latched register. The loworder 4 bits (bits 0~3) are used for controlling and determination of mode of the ports. Bits 4 and 5 are used as interrupt enable flags for ports A and B when port C is used as a control port. Bits 6 and 7 are used for controlling the counter/timer. The contents of the command register are rewritten by output instructions (address I/O XXXXX000).

Details of the functions of the individual bits of the command register are shown in Table 2.

Table 2 Bit functions of the command register

| Bit | Symbol          | Function   |
|-----|-----------------|--|
| 0   | PA              | PORT A I/O FLAG<br>1: OUTPUT PORT A<br>0: INPUT PORT A   |
| 1   | PB              | PORT B I/O FLAG<br>1: OUTPUT PORT B<br>0: INPUT PORT B   |
| 2   | PC <sub>1</sub> | PORT C FLAG<br>00: ALT1<br>11: ALT2<br>01: ALT3<br>10: ALT4  |
| 3   | PC <sub>2</sub> |  |
| 4   | IEA             | PORT A INTERRUPT<br>ENABLE FLAG<br>1: ENABLE INTERRUPT<br>0: DISABLE INTERRUPT   |
| 5   | IEB             | PORT B INTERRUPT<br>ENABLE FLAG<br>1: ENABLE INTERRUPT<br>0: DISABLE INTERRUPT   |
| 6   | TM1             | COUNTER/TIMER CONTROL<br>00: NO INFLUENCE ON COUNTER/TIMER OPERATION<br>01: COUNTER/TIMER OPERATION DISCONTINUED (IF<br>NOT ALREADY STOPPED)<br>10: COUNTER/TIMER OPERATION DISCONTINUED AF-<br>TER THE CURRENT COUNTER/TIMER OPERATION<br>IS COMPLETED<br>11: COUNTER/TIMER OPERATION STARTED |
| 7   | TM2             |  |

## 2048-BIT STATIC RAM WITH I/O PORTS AND TIMER

**Status Register (7 bits)**

The status register is a 7-bit latched register. The loworder 5 bits (bits 0~4) are used as status flags for the I/O ports. Bit 6 is as a status flag for the counter/timer. The contents of

the status register are transferred into the CPU by reading (INPUT instruction, address I/O XXXXX000). Details of the functions of the individual bits of the status register are shown in Table 3.

Table 3 Bit functions of the status register

| Bit | Symbol | Function  |
|-----|--------|---|
| 0   | INTR A | PORT A INTERRUPT REQUEST  |
| 1   | A BF   | PORT A BUFFER FULL FLAG   |
| 2   | INTE A | PORT A INTERRUPT ENABLE   |
| 3   | INTR B | PORT B INTERRUPT REQUEST  |
| 4   | B BF   | PORT B BUFFER FULL FLAG   |
| 5   | INTE B | PORT B INTERRUPT ENABLE   |
| 6   | TIMER  | COUNTER/TIMER INTERRUPT<br>(SET TO 1 WHEN THE FINAL LIMIT<br>OF THE COUNTER/TIMER IS REACHED<br>AND IS RESET TO 0 WHEN THE<br>STATUS IS READ) |
| 7   | —      | THIS BIT IS NOT USED  |

**I/O Ports****Command/status registers (8 bits/7 bits)**

These registers are assigned address XXXXX000. When executing an OUTPUT instruction, the contents of the command register are rewritten. When executing an INPUT instruction the contents of the status register are read.

**Port A Register (8 bits)**

Port A Register is assigned address XXXXX001. This register can be programmed as an input or output by setting the appropriate bits of the command register as shown in Table 2.

Port A can be operated in basic or strobe mode and is assigned I/O terminal PA<sub>0</sub>~PA<sub>7</sub>.

**Port B Register (8 bits)**

Port B register is assigned address XXXXX010. As with Port A register, this register can be programmed as an input or output by setting the appropriate bits of the command register as shown in Table 2. Port B can be operated in basic or strobe mode and is assigned I/O terminals PB<sub>0</sub>~PB<sub>7</sub>.

**Port C Register (6 bits)**

Port C register is assigned address XXXXX011. This port is used for controlling input/output operations of ports A and B by selectively setting bits 2 and 3 of the command register as shown in Table 2. Details of the functions of the various setting of bits 2 and 3 are shown in Table 4. Port C is assigned I/O terminals PC<sub>0</sub>~PC<sub>5</sub> and when used as port control signals, the 3 low-order bits are assigned for port A while the 3 high-order bits are assigned for port B.

Table 4 Functions of port C

| State Terminal  | ALT 1 | ALT 2  | ALT 3                     | ALT 4                     |
|-----------------|-------|--------|---------------------------|---------------------------|
| PC <sub>5</sub> | Input | Output | Output                    | B STB (port B strobe)     |
| PC <sub>4</sub> | Input | Output | Output                    | B BF (port buffer full)   |
| PC <sub>3</sub> | Input | Output | Output                    | B INTR (port B interrupt) |
| PC <sub>2</sub> | Input | Output | A STB (port A strobe)     | A STB (port A strobe)     |
| PC <sub>1</sub> | Input | Output | A BF (port A buffer full) | A BF (port A buffer full) |
| PC <sub>0</sub> | Input | Output | A INTR (port A interrupt) | A INTR (port A interrupt) |

## 2048-BIT STATIC RAM WITH I/O PORTS AND TIMER

**Configuration of ports**

A block diagram of 1 bit of ports A and B is shown in Fig. 1. While port A or B is programmed as an output port, if the port is addressed by an input instruction, the contents of the selected port can be read. When a port is put in input mode, the output latch is cleared and writing into the output latch is

disabled. Therefore when a port is changed to output mode from input mode, low-level signals are output through the port. When a reset signal is applied, all 3 ports (PA, PB, and PC) will be input ports and their output latches are cleared. Port C has the same configuration as ports A and B in modes ALT1 and ALT2.




Fig. 1 Configuration for 1 bit of port A or B

Table 5 Basic functions of I/O ports

| Address  | RD | WR | Function                             |
|----------|----|----|--------------------------------------|
| XXXXX000 | 0  | 1  | AD bus $\leftarrow$ status register  |
|          | 1  | 0  | Command register $\leftarrow$ AD bus |
| XXXXX001 | 0  | 1  | AD bus $\leftarrow$ port A           |
|          | 1  | 0  | Port A $\leftarrow$ AD bus           |
| XXXXX010 | 0  | 1  | AD bus $\leftarrow$ port B           |
|          | 1  | 0  | Port B $\leftarrow$ AD bus           |
| XXXXX011 | 0  | 1  | AD bus $\leftarrow$ port C           |
|          | 1  | 0  | Port C $\leftarrow$ AD bus           |

Table 6 Port control signal levels at ALT3 and ALT4

| Control Signal | Output mode | Input mode |
|----------------|-------------|------------|
| STB            | Input       | Input      |
| BF             | "L"         | "L"        |
| INTR           | "H"         | "L"        |

The basic functions of the I/O ports are shown in Table 5. The control signal levels to ports A and B, when port C is programmed as a control port, are shown in Table 6.

**Counter/Timer**

The counter/timer is a 14-bit counting register plus 2 mode flags. The register has two sections: address I/O XXXXX100 is assigned to the low-order 8 bits and address I/O XXXXX101 is assigned to the high-order 8 bits. The low-order bits 0~13 are used for counting or timing. The counter is initialized by the program and then counted down to zero. The initial setting can range from  $2_{16}$  to  $3FFF_{16}$ . Bits 14 and 15 are used as mode flags.

The mode flags select 1 of 4 modes with functions as follow:

- Mode 0: Outputs high-level signal during the former half of the counter operation
- Outputs low-level signal during the latter half of the counter operation

## 2048-BIT STATIC RAM WITH I/O PORTS AND TIMER

Table 7 Format of counter/timer

| Address  | Bit Number     |                |                 |                 |                 |                 |                |                | Function  |
|----------|----------------|----------------|-----------------|-----------------|-----------------|-----------------|----------------|----------------|---|
|          | 7              | 6              | 5               | 4               | 3               | 2               | 1              | 0              |   |
| XXXXX100 | T <sub>7</sub> | T <sub>6</sub> | T <sub>5</sub>  | T <sub>4</sub>  | T <sub>3</sub>  | T <sub>2</sub>  | T <sub>1</sub> | T <sub>0</sub> | THE LOW-ORDER 8 BITS OF THE COUNTER REGISTER  |
| XXXXX101 | M <sub>2</sub> | M <sub>1</sub> | T <sub>13</sub> | T <sub>12</sub> | T <sub>11</sub> | T <sub>10</sub> | T <sub>9</sub> | T <sub>8</sub> | M <sub>1</sub> , M <sub>2</sub> : TIMER MODE<br>T <sub>8</sub> ~T <sub>13</sub> : THE HIGH-ORDER 6 BITS OF THE COUNTER REGISTER |

Table 8 Timer mode

| M <sub>2</sub> | M <sub>1</sub> | Timer operation  |
|----------------|----------------|--|
| 0              | 0              | Outputs high-level signal during the former half of the counter operation<br>Outputs low-level signal during the latter half of the counter operation (mode 0) |
| 0              | 1              | Outputs square wave signals in mode 0 (mode 1)   |
| 1              | 0              | Outputs a low-level pulse during the final count down (mode 2)   |
| 1              | 1              | Outputs a low-level pulse during each final count down (mode 3)  |

## ABSOLUTE MAXIMUM RATINGS

| Symbol           | Parameter                            | Conditions                      |     |     | Limits  | Unit |  |  |
|------------------|--------------------------------------|---------------------------------|-----|-----|---------|------|--|--|
|                  |                                      | Min                             | Nom | Max |         |      |  |  |
| V <sub>CC</sub>  | Supply voltage                       | With respect to V <sub>SS</sub> |     |     | -0.5~7  | V    |  |  |
| V <sub>I</sub>   | Input voltage                        |                                 |     |     | -0.5~7  | V    |  |  |
| V <sub>O</sub>   | Output voltage                       |                                 |     |     | -0.5~7  | V    |  |  |
| P <sub>d</sub>   | Maximum power dissipation            | Ta=25°C                         |     |     | 1.5     | W    |  |  |
| T <sub>opr</sub> | Operating free-air temperature range |                                 |     |     | 0~70    | °C   |  |  |
| T <sub>stg</sub> | Storage temperature range            |                                 |     |     | -65~150 | °C   |  |  |

6

## RECOMMENDED OPERATING CONDITIONS (Ta=0~70°C, unless otherwise noted)

| Symbol          | Parameter                | Limits |     |                      | Unit |
|-----------------|--------------------------|--------|-----|----------------------|------|
|                 |                          | Min    | Nom | Max                  |      |
| V <sub>CC</sub> | Supply voltage           | 4.75   | 5   | 5.25                 | V    |
| V <sub>SS</sub> | Power-supply voltage     |        | 0   |                      | V    |
| V <sub>IL</sub> | Low-level input voltage  | -0.5   |     | 0.8                  | V    |
| V <sub>IH</sub> | High-level input voltage | 2      |     | V <sub>cc</sub> +0.5 | V    |

ELECTRICAL CHARACTERISTICS (Ta=0~70°C, V<sub>cc</sub>=5V±5%, unless otherwise noted)

| Symbol            | Parameter                           | Test conditions   | Limits |     |      | Unit |
|-------------------|-------------------------------------|---|--------|-----|------|------|
|                   |                                     |   | Min    | Typ | Max  |      |
| V <sub>OH</sub>   | High-level output voltage           | V <sub>ss</sub> =0V, I <sub>OH</sub> =-400μA              | 2.4    |     |      | V    |
| V <sub>OL</sub>   | Low-level output voltage            | V <sub>ss</sub> =0V, I <sub>OL</sub> =2mA                 |        |     | 0.45 | V    |
| I <sub>I</sub>    | Input leak current                  | V <sub>ss</sub> =0V, V <sub>i</sub> =0~V <sub>cc</sub>    | -10    |     | 10   | μA   |
| I <sub>(CE)</sub> | Input leak current, CE pin          | V <sub>ss</sub> =0V, V <sub>i</sub> =0~V <sub>cc</sub>    | -100   |     | 100  | μA   |
| I <sub>OZ</sub>   | Output floating leak current        | V <sub>ss</sub> =0V, V <sub>i</sub> =0.45~V <sub>cc</sub> | -10    |     | 10   | μA   |
| C <sub>i</sub>    | Input capacitance                   | V <sub>IL</sub> =0V, f=1MHz, 25mVrms, Ta=25°C             |        |     | 10   | pF   |
| C <sub>i/o</sub>  | Input/output terminal capacitance   | V <sub>i/oL</sub> =0V, f=1MHz, 25mVrms, Ta=25°C           |        |     | 20   | pF   |
| I <sub>CC</sub>   | Supply current from V <sub>cc</sub> | V <sub>ss</sub> =0V                                       |        |     | 180  | mA   |

Note 1 : Current flowing into an IC is positive, out is negative.

## 2048-BIT STATIC RAM WITH I/O PORTS AND TIMER

TIMING REQUIREMENTS ( $T_a=0\sim70^\circ C$ ,  $V_{cc}=5V\pm5\%$ , unless otherwise noted)

| Symbol          | Parameter                          | Alternative symbol | Test conditions | Limits |     |     | Unit |
|-----------------|------------------------------------|--------------------|-----------------|--------|-----|-----|------|
|                 |                                    |                    |                 | Min    | Typ | Max |      |
| $t_{SU(A-L)}$   | Address setup time before latch    | $t_{AL}$           |                 | 50     |     |     | ns   |
| $t_{H(L-A)}$    | Address hold time after latch      | $t_{LA}$           |                 | 80     |     |     | ns   |
| $t_{H(L-RWH)}$  | Read/write hold time after latch   | $t_{LC}$           |                 | 100    |     |     | ns   |
| $t_{W(L)}$      | Latch pulse width                  | $t_{LL}$           |                 | 100    |     |     | ns   |
| $t_{H(RW-L)}$   | Latch hold time after read/write   | $t_{CL}$           |                 | 20     |     |     | ns   |
| $t_{W(RWL)}$    | Read/write low-level pulse width   | $t_{CC}$           |                 | 250    |     |     | ns   |
| $t_{SU(D-W)}$   | Data setup time before write       | $t_{DW}$           |                 | 150    |     |     | ns   |
| $t_{H(W-D)}$    | Data hold time after write         | $t_{WD}$           |                 | 0      |     |     | ns   |
| $t_{W(RWH)}$    | Read/write high-level pulse width  | $t_{RV}$           |                 | 300    |     |     | ns   |
| $t_{SU(P-R)}$   | Port setup time before read        | $t_{PR}$           |                 | 70     |     |     | ns   |
| $t_{H(R-P)}$    | Port hold time after read          | $t_{RP}$           |                 | 50     |     |     | ns   |
| $t_{W(STB)}$    | Strobe pulse width                 | $t_{SS}$           |                 | 200    |     |     | ns   |
| $t_{SU(P-STB)}$ | Port setup time before strobe      | $t_{PSS}$          |                 | 50     |     |     | ns   |
| $t_{H(STB-P)}$  | Port hold time after strobe        | $t_{PHS}$          |                 | 120    |     |     | ns   |
| $t_{W(\#H)}$    | Timer input high-level pulse width | $t_2$              |                 | 120    |     |     | ns   |
| $t_{W(\#L)}$    | Timer input low-level pulse width  | $t_1$              |                 | 80     |     |     | ns   |
| $t_{C(\#)}$     | Timer input cycle time             | $t_{CYC}$          |                 | 320    |     |     | ns   |
| $t_{r(\#)}$     | Timer input rise time              | $t_r$              |                 |        |     | 30  | ns   |
| $t_{f(\#)}$     | Timer input fall time              | $t_f$              |                 |        |     | 30  | ns   |

SWITCHING CHARACTERISTICS ( $T_a=0\sim70^\circ C$ ,  $V_{cc}=5V\pm5\%$ , unless otherwise noted.)


| Symbol              | Parameter  | Alternative symbol | Test conditions | Limits |     |     | Unit |
|---------------------|--|--------------------|-----------------|--------|-----|-----|------|
|                     |  |                    |                 | Min    | Typ | Max |      |
| $t_{PXV(R-DQ)}$     | Propagation time from read to data output            | $t_{RD}$           |                 |        |     | 170 | ns   |
| $t_{PZX(A-DQ)}$     | Propagation time from address to data output         | $t_{AD}$           |                 |        |     | 400 | ns   |
| $t_{PVZ(R-DQ)}$     | Propagation time from read to data floating (Note 2) | $t_{RDF}$          |                 |        |     | 100 | ns   |
| $t_{PHL(W-P)}$      | Propagation time from write to data output           | $t_{WP}$           |                 |        |     | 400 | ns   |
| $t_{PLH(W-P)}$      |  | $t_{WP}$           |                 |        |     |     |      |
| $t_{PLH(STB-BF)}$   | Propagation time from strobe to BF flag              | $t_{SBF}$          |                 |        |     | 400 | ns   |
| $t_{PHL(R-BF)}$     | Propagation time from read to BF flag                | $t_{RBE}$          |                 |        |     | 400 | ns   |
| $t_{PLH(STB-INTR)}$ | Propagation time from strobe to interrupt            | $t_{SI}$           |                 |        |     | 400 | ns   |
| $t_{PHL(R-INTR)}$   | Propagation time from read to interrupt              | $t_{RDI}$          |                 |        |     | 400 | ns   |
| $t_{PHL(STB-BF)}$   | Propagation time from strobe to BF flag              | $t_{SBE}$          |                 |        |     | 400 | ns   |
| $t_{PLH(W-BF)}$     | Propagation time from write to BF flag               | $t_{WBF}$          |                 |        |     | 400 | ns   |
| $t_{PHL(W-INTR)}$   | Propagation time from write to interrupt             | $t_{WI}$           |                 |        |     | 400 | ns   |
| $t_{PHL(\#-OUT)}$   | Propagation time from timer input to timer output    | $t_{TL}$           |                 |        |     | 400 | ns   |
| $t_{PLH(\#-OUT)}$   |  | $t_{TH}$           |                 |        |     |     |      |
| $t_{PZX(R-DQ)}$     | propagation time from read to data enable            | $t_{RDE}$          |                 | 10     |     |     | ns   |

Note 1 : Measurement conditions  $C=150\text{pF}$ 


2 : Measurement conditions of note 1 are not applied.

**2048-BIT STATIC RAM WITH I/O PORTS AND TIMER****TIMING DIAGRAM** (reference level, high-level=2V, low-level=0.8V)

Basic output




Basic input




## 2048-BIT STATIC RAM WITH I/O PORTS AND TIMER


## Strobed output



## Strobed input



## Timer (Note 1)



Note 1 : The wave form is shown counting down from 5 to 1.

2 : As long as the M1 mode flag of the timer register is at high-level, pulses are continuously output.

**2048-BIT STATIC RAM WITH I/O PORTS AND TIMER****DESCRIPTION**

The M5L8156P is a 2K-bit RAM (256-word by 8-bit) fabricated with the N-channel silicon-gate ED-MOS technology. This IC has 3 I/O ports and a 14-bit counter/timer which make it a good choice to extend the functions of an 8-bit microcomputer. It is incased in a 40-pin plastic DIL package and operates with a single 5V power supply.

**FEATURES**


- Compatible with MELPS 85 devices
- Static RAM: 256 words by 8 bits
- Programmable 8-bit I/O port: 2
- Programmable 6-bit I/O port: 1
- Programmable counter/timer: 14 bits
- Multiplexed address/data bus
- Single 5V power supply
- Configuration and electrical characteristics

**APPLICATION**

Extension of I/O ports and timer function for MELPS 85 and MELPS 8-48 devices

**FUNCTION**


The M5L8156P is composed of RAM, I/O ports and counter/timer. The RAM is a 2K-bit static RAM organized as 256 words by 8 bits. The I/O ports consist of 2 programmable 8-bit ports and 1 programmable 6-bit port. The terminals of the 6-bit port can be programmed to function as control terminals for the 8-bit ports, so that the 8-bit ports can be operated in a handshake mode. The counter/timer is composed of 14

**PIN CONFIGURATION (TOP VIEW)**

Outline 40P4

6

bits that can be used to count down (events or time) and it can generate square wave pulses that can be used for counting and timing.

**BLOCK DIAGRAM**

## 2048-BIT STATIC RAM WITH I/O PORTS AND TIMER

**OPERATION****Data Bus Buffer**

This 3-state bidirectional 8-bit buffer is used to transfer the data while input or output instructions are being executed by the CPU. Command and address information is also transferred through the data bus buffer.

**Read/Write Control Logic**

The read/write control logic controls the transfer of data by interpreting I/O control bus output signals (RD, WR, IO/M and ALE) along with CPU signal (CE). RESET signal is also used to control the transfer of data and commands.

**Bidirectional Address/Data Bus (AD<sub>0</sub>~AD<sub>7</sub>)**

The bidirectional address/data bus is a 3-state 8-bit bus. The 8-bit address is latched in the internal latch by the falling edge of ALE. Then if IO/M input signal is at high-level, the address of I/O port, counter/timer, or command register is selected. If it is at low-level, memory address is selected.

The 8-bit address data is transferred by read input (RD) or write input (WR).

**Chip Enable Input (CE)**

When CE is at high-level, the address information on address/data bus is stored in the M5L8156P.

**Read Input (RD)**

When RD is at low-level the data bus buffer is active. If IO/M input signal is at low-level, the contents of RAM are read through the address/data bus. If IO/M input is at high-level, the selected contents of I/O port or counter/timer are read through the address/data bus.

**Write Input (WR)**

When XR is at low-level, the data on the address/data bus are written into RAM if IO/M is at low-level, or if IO/M is at high-level they are written into I/O port, counter/timer or command register.

**Address Latch Enable Input (ALE)**

An address on the address/data bus along with the levels of CE and IO/M are latched in the M5L8156P on the falling edge of ALE.

**IO/Memory Input (IO/M)**

When IO/M is at low-level, the RAM is selected, while at high-level the I/O port, counter/timer or command register are selected.

**I/O Port A (PA<sub>0</sub>~PA<sub>1</sub>)**

Port A is an 8-bit general-purpose I/O port. Input/output setting is controlled by the system software.

**I/O Port B (PB<sub>0</sub>~PB<sub>7</sub>)**

Port B is an 8-bit general-purpose I/O port. Input/output setting is controlled by the system software.

**I/O Port C (PC<sub>0</sub>~PC<sub>5</sub>)**

Port C is a 6-bit I/O port that can also be used to output control signals of port A (PA) or port B (PB). The functions of port C are controlled by the system software. When port C is used to output control signals of ports A or B the assignment of the signals to the pins is as shown in Table 1.

Table 1 Pin assignment of control signals of port C

| Pin             | Function |                      |
|-----------------|----------|----------------------|
| PC <sub>5</sub> | B STB    | (port B strobe)      |
| PC <sub>4</sub> | B BF     | (port B buffer full) |
| PC <sub>3</sub> | B INTR   | (port B interrupt)   |
| PC <sub>2</sub> | A STB    | (port A strobe)      |
| PC <sub>1</sub> | A BF     | (port A buffer full) |
| PC <sub>0</sub> | A INTR   | (port A interrupt)   |

**Timer Input (TIMER IN)**

The signal at this input terminal is used by the counter/timer for counting events or time. (3MHz max.)

**Timer Output (TIMER OUT)**

A square wave signal or pulse from the counter/timer is output through this pin when in the operation mode.

**Command Register (8 bits)**

The command register is an 8-bit latched register. The loworder 4 bits (bits 0~3) are used for controlling and determination of the mode of the ports. Bits 4 and 5 are used as interrupt enable flags for ports A and B when port C is used as a control port. Bits 6 and 7 are used for controlling the counter/timer. The contents of the command register are rewritten by output instructions (address I/O XXXXX000).

Details of the functions of the individual bits of the command register are shown in Table 2.

Table 2 Bit functions of the command register

| Bit | Symbol          | Function  |   |
|-----|-----------------|---|---|
| 0   | PA              | PORT A I/O FLAG   | 1: OUTPUT PORT A<br>0: INPUT PORT A         |
| 1   | PB              | PORT B I/O FLAG   | 1: OUTPUT PORT B<br>0: INPUT PORT B         |
| 2   | PC <sub>1</sub> | PORT C FLAG   | 00: ALT1                                    |
| 3   |                 |   | 11: ALT2<br>01: ALT3<br>10: ALT4            |
| 4   | IEA             | PORT A INTERRUPT<br>ENABLE FLAG   | 1: ENABLE INTERRUPT<br>0: DISABLE INTERRUPT |
| 5   | IEB             | PORT B INTERRUPT<br>ENABLE FLAG   | 1: ENABLE INTERRUPT<br>0: DISABLE INTERRUPT |
| 6   | TM1             | COUNTER/TIMER CONTROL   |   |
| 7   |                 | 00: NO INFLUENCE ON COUNTER/TIMER OPERATION<br>01: COUNTER/TIMER OPERATION DISCONTINUED (IF<br>NOT ALREADY STOPPED)<br>10: COUNTER/TIMER OPERATION DISCONTINUED AF-<br>TER THE CURRENT COUNTER/TIMER OPERATION<br>IS COMPLETED<br>11: COUNTER/TIMER OPERATION STARTED |   |

## 2048-BIT STATIC RAM WITH I/O PORTS AND TIMER

**Status Register (7 bits)**

The status register is a 7-bit latched register. The loworder 5 bits (bits 0~4) are used as status flags for the I/O ports. Bit 6 is as a status flag for the counter/timer. The contents of

the status register are transferred into the CPU by reading (INPUT instruction, address I/O XXXXX000). Details of the functions of the individual bits of the status register are shown in Table 3.

Table 3 Bit functions of the status register

| Bit | Symbol | Function   |
|-----|--------|--|
| 0   | INTR A | PORT A INTERRUPT REQUEST   |
| 1   | A BF   | PORT A BUFFER FULL FLAG  |
| 2   | INTE A | PORT A INTERRUPT ENABLE  |
| 3   | INTR B | PORT B INTERRUPT REQUEST   |
| 4   | B BF   | PORT B BUFFER FULL FLAG  |
| 5   | INTE B | PORT B INTERRUPT ENABLE  |
| 6   | TIMER  | (SET TO 1 WHEN THE FINAL LIMIT<br>OF THE COUNTER/TIMER IS REACHED<br>AND IS RESET TO 0 WHEN THE<br>STATUS IS READ) |
| 7   | —      | THIS BIT IS NOT USED   |

**I/O Ports****Command/status registers (8 bits/7 bits)**

These registers are assigned address XXXXX000. When executing an OUTPUT instruction, the contents of the command register are rewritten. When executing an INPUT instruction the contents of the status register are read.

**Port A Register (8 bits)**

Port A Register is assigned address XXXXX001. This register can be programmed as an input or output by setting the appropriate bits of the command register as shown in Table 2.

Port A can be operated in basic or strobe mode and is assigned I/O terminal PA<sub>0</sub>~PA<sub>7</sub>.

**Port B Register (8 bits)**

Port B register is assigned address XXXXX010. As with Port A register, this register can be programmed as an input or output by setting the appropriate bits of the command register as shown in Table 2. Port B can be operated in basic or strobe mode and is assigned I/O terminals PB<sub>0</sub>~PB<sub>7</sub>.

**Port C Register (6 bits)**

Port C register is assigned address XXXXX011. This port is used for controlling input/output operations of ports A and B by selectively setting bits 2 and 3 of the command register as shown in Table 2. Details of the functions of the various setting of bits 2 and 3 are shown in Table 4. Port C is assigned I/O terminals PC<sub>0</sub>~PC<sub>5</sub> and when used as port control signals, the 3 low-order bits are assigned for port A while the 3 high-order bits are assigned for port B.

Table 4 Functions of port C

| State Terminal  | ALT 1 | ALT 2  | ALT 3                     | ALT 4                     |
|-----------------|-------|--------|---------------------------|---------------------------|
| PC <sub>5</sub> | Input | Output | Output                    | B STB (port B strobe)     |
| PC <sub>4</sub> | Input | Output | Output                    | B BF (port buffer full)   |
| PC <sub>3</sub> | Input | Output | Output                    | B INTR (port B interrupt) |
| PC <sub>2</sub> | Input | Output | A STB (port A strobe)     | A STB (port A strobe)     |
| PC <sub>1</sub> | Input | Output | A BF (port A buffer full) | A BF (port A buffer full) |
| PC <sub>0</sub> | Input | Output | A INTR (port A interrupt) | A INTR (port A interrupt) |

## 2048-BIT STATIC RAM WITH I/O PORTS AND TIMER

**Configuration of ports**

A block diagram of 1 bit of ports A and B is shown in Fig. 1. While port A or B is programmed as an output port, if the port is addressed by an input instruction, the contents of the selected port can be read. When a port is put in input mode, the output latch is cleared and writing into the output latch is

disabled. Therefore when a port is changed to output mode from input mode, low-level signals are output through the port. When a reset signal is applied, all 3 ports (PA, PB, and PC) will be input ports and their output latches are cleared. Port C has the same configuration as ports A and B in modes ALT1 and ALT2.




Fig. 1 Configuration for 1 bit of port A or B

Table 5 Basic functions of I/O ports

| Address  | $\overline{RD}$ | $\overline{WR}$ | Function                             |
|----------|-----------------|-----------------|--------------------------------------|
| XXXXX000 | 0               | 1               | AD bus $\leftarrow$ status register  |
|          | 1               | 0               | Command register $\leftarrow$ AD bus |
| XXXXX001 | 0               | 1               | AD bus $\leftarrow$ port A           |
|          | 1               | 0               | Port A $\leftarrow$ AD bus           |
| XXXXX010 | 0               | 1               | AD bus $\leftarrow$ port B           |
|          | 1               | 0               | Port B $\leftarrow$ AD bus           |
| XXXXX011 | 0               | 1               | AD bus $\leftarrow$ port C           |
|          | 1               | 0               | Port C $\leftarrow$ AD bus           |

The basic functions of the I/O ports are shown in Table 5. The control signal levels to ports A and B, when port C is programmed as a control port, are shown in Table 6.

**Counter/Timer**

The counter/timer is a 14-bit counting register plus 2 mode flags. The register has two sections: address I/O XXXXX100 is assigned to the low-order 8 bits and address I/O XXXXX101 is assigned to the high-order 8 bits. The low-order bits 0~13 are used for counting or timing. The counter is initialized by the program and then counted down to zero. The initial setting can range from  $2_{16}$  to  $3FF_{16}$ . Bits 14 and 15 are used as mode flags.

The mode flags select 1 of 4 modes with functions as follow:

- Mode 0: Outputs high-level signal during the former half of the counter operation
- Outputs low-level signal during the latter half of the counter operation

Table 6 Port control signal levels at ALT3 and ALT4

| Control Signal | Output mode | Input mode |
|----------------|-------------|------------|
| STB            | Input       | Input      |
| BF             | "L"         | "L"        |
| INTR           | "H"         | "L"        |

## 2048-BIT STATIC RAM WITH I/O PORTS AND TIMER

Table 7 Format of counter/timer

| Address   | Bit Number     |                |                 |                 |                 |                 |                |                | Function  |
|-----------|----------------|----------------|-----------------|-----------------|-----------------|-----------------|----------------|----------------|---|
|           | 7              | 6              | 5               | 4               | 3               | 2               | 1              | 0              |   |
| XXXXXX100 | T <sub>7</sub> | T <sub>6</sub> | T <sub>5</sub>  | T <sub>4</sub>  | T <sub>3</sub>  | T <sub>2</sub>  | T <sub>1</sub> | T <sub>0</sub> | THE LOW-ORDER 8 BITS OF THE COUNTER REGISTER  |
| XXXXXX101 | M <sub>2</sub> | M <sub>1</sub> | T <sub>13</sub> | T <sub>12</sub> | T <sub>11</sub> | T <sub>10</sub> | T <sub>9</sub> | T <sub>8</sub> | M <sub>1</sub> , M <sub>2</sub> : TIMER MODE<br>T <sub>8</sub> ~T <sub>13</sub> : THE HIGH-ORDER 6 BITS OF THE COUNTER REGISTER |

Table 8 Timer mode

| M <sub>2</sub> | M <sub>1</sub> | Timer operation  |
|----------------|----------------|--|
| 0              | 0              | Outputs high-level signal during the former half of the counter operation<br>Outputs low-level signal during the latter half of the counter operation (mode 0) |
| 0              | 1              | Outputs square wave signals as in mode 0 (mode 1)  |
| 1              | 0              | Outputs a low-level pulse during the final count down (mode 2)   |
| 1              | 1              | Outputs a low-level pulse during each final count down (mode 3)  |

## ABSOLUTE MAXIMUM RATINGS

| Symbol           | Parameter                            | Conditions                      |     |     | Limits  | Unit |
|------------------|--------------------------------------|---------------------------------|-----|-----|---------|------|
|                  |                                      | With respect to V <sub>SS</sub> | Min | Nom |         |      |
| V <sub>CC</sub>  | Supply voltage                       |                                 |     |     | -0.5~7  | V    |
| V <sub>I</sub>   | Input voltage                        |                                 |     |     | -0.5~7  | V    |
| V <sub>O</sub>   | Output voltage                       |                                 |     |     | -0.5~7  | V    |
| P <sub>D</sub>   | Maximum power dissipation            | T <sub>a</sub> =25°C            |     |     | 1.5     | W    |
| T <sub>opr</sub> | Operating free-air temperature range |                                 |     |     | 0~70    | °C   |
| T <sub>stg</sub> | Storage temperature range            |                                 |     |     | -65~150 | °C   |

RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub>=0~70°C, unless otherwise noted)

| Symbol          | Parameter                | Limits |     |                      | Unit |
|-----------------|--------------------------|--------|-----|----------------------|------|
|                 |                          | Min    | Nom | Max                  |      |
| V <sub>CC</sub> | Supply voltage           | 4.75   | 5   | 5.25                 | V    |
| V <sub>SS</sub> | Power-supply voltage     |        | 0   |                      | V    |
| V <sub>IL</sub> | Low-level input voltage  | -0.5   |     | 0.8                  | V    |
| V <sub>IH</sub> | High-level input voltage | 2      |     | V <sub>CC</sub> +0.5 | V    |

ELECTRICAL CHARACTERISTICS (T<sub>a</sub>=0~70°C, V<sub>CC</sub>=5V+5%, unless otherwise noted)

| Symbol            | Parameter                           | Test conditions  | Limits |     |      | Unit |
|-------------------|-------------------------------------|--|--------|-----|------|------|
|                   |                                     |  | Min    | Typ | Max  |      |
| V <sub>OH</sub>   | High-level output voltage           | V <sub>SS</sub> =0V, I <sub>OH</sub> =-400μA               | 2.4    |     |      | V    |
| V <sub>OL</sub>   | Low-level output voltage            | V <sub>SS</sub> =0V, I <sub>OL</sub> =2mA                  |        |     | 0.45 | V    |
| I <sub>I</sub>    | Input leak current                  | V <sub>SS</sub> =0V, V <sub>I</sub> =0~V <sub>CC</sub>     | -10    |     | 10   | μA   |
| I <sub>(CE)</sub> | Input leak current, CE pin          | V <sub>SS</sub> =0V, V <sub>I</sub> =0~V <sub>CC</sub>     | -100   |     | 100  | μA   |
| I <sub>OZ</sub>   | Output floating leak current        | V <sub>SS</sub> =0V, V <sub>I</sub> =0.45~V <sub>CC</sub>  | -10    |     | 10   | μA   |
| C <sub>i</sub>    | Input capacitance                   | V <sub>IL</sub> =0V, f=1MHz, 25mVrms, T <sub>a</sub> =25°C |        |     | 10   | pF   |
| C <sub>i/o</sub>  | Input/output terminal capacitance   | V <sub>IL</sub> =0V, f=1MHz, 25mVrms, T <sub>a</sub> =25°C |        |     | 20   | pF   |
| I <sub>CC</sub>   | Supply current from V <sub>CC</sub> | V <sub>SS</sub> =0V  |        |     | 180  | mA   |

Note 1 : Current flowing into an IC is positive, out is negative.

## 2048-BIT STATIC RAM WITH I/O PORTS AND TIMER

TIMING REQUIREMENTS ( $T_a=0\sim70^\circ C$ ,  $V_{CC}=5V\pm5\%$ , unless otherwise noted)

| Symbol          | Parameter                          | Alternative symbol | Test conditions | Limits |     |     | Unit |
|-----------------|------------------------------------|--------------------|-----------------|--------|-----|-----|------|
|                 |                                    |                    |                 | Min    | Typ | Max |      |
| $t_{SU(A-L)}$   | Address setup time before latch    | $t_{AL}$           |                 | 50     |     |     | ns   |
| $t_{H(L-A)}$    | Address hold time after latch      | $t_{LA}$           |                 | 80     |     |     | ns   |
| $t_{H(L-RWH)}$  | Read/write hold time after latch   | $t_{LC}$           |                 | 100    |     |     | ns   |
| $t_{W(L)}$      | Latch pulse width                  | $t_{LL}$           |                 | 100    |     |     | ns   |
| $t_{H(RW-L)}$   | Latch hold time after read/write   | $t_{CL}$           |                 | 20     |     |     | ns   |
| $t_{W(RWL)}$    | Read/write low-level pulse width   | $t_{CC}$           |                 | 250    |     |     | ns   |
| $t_{SU(D-W)}$   | Data setup time before write       | $t_{DW}$           |                 | 150    |     |     | ns   |
| $t_{H(W-D)}$    | Data hold time after write         | $t_{WD}$           |                 | 0      |     |     | ns   |
| $t_{W(RWH)}$    | Read/write high-level pulse width  | $t_{RV}$           |                 | 300    |     |     | ns   |
| $t_{SU(P-R)}$   | Port setup time before read        | $t_{PR}$           |                 | 70     |     |     | ns   |
| $t_{H(R-P)}$    | Port hold time after read          | $t_{RP}$           |                 | 50     |     |     | ns   |
| $t_{W(STB)}$    | Strobe pulse width                 | $t_{SS}$           |                 | 200    |     |     | ns   |
| $t_{SU(P-STB)}$ | Port setup time before strobe      | $t_{PSS}$          |                 | 50     |     |     | ns   |
| $t_{H(STB-P)}$  | Port hold time after strobe        | $t_{PHS}$          |                 | 120    |     |     | ns   |
| $t_{W(\#H)}$    | Timer input high-level pulse width | $t_2$              |                 | 120    |     |     | ns   |
| $t_{W(\#L)}$    | Timer input low-level pulse width  | $t_1$              |                 | 80     |     |     | ns   |
| $t_C(\#)$       | Timer input cycle time             | $t_{Cyc}$          |                 | 320    |     |     | ns   |
| $t_{r(\#)}$     | Timer input rise time              | $t_r$              |                 |        |     | 30  | ns   |
| $t_{f(\#)}$     | Timer input fall time              | $t_f$              |                 |        |     | 30  | ns   |

SWITCHING CHARACTERISTICS ( $T_a=0\sim70^\circ C$ ,  $V_{CC}=5V\pm5\%$ , unless otherwise noted.)


| Symbol              | Parameter  | Alternative symbol | Test conditions | Limits |     |     | Unit |
|---------------------|--|--------------------|-----------------|--------|-----|-----|------|
|                     |  |                    |                 | Min    | Typ | Max |      |
| $t_{PXV(R-DQ)}$     | Propagation time from read to data output            | $t_{RD}$           |                 |        |     | 170 | ns   |
| $t_{PZX(A-DQ)}$     | Propagation time from address to data output         | $t_{AD}$           |                 |        |     | 400 | ns   |
| $t_{PVZ(R-DQ)}$     | Propagation time from read to data floating (Note 7) | $t_{RDF}$          |                 |        |     | 100 | ns   |
| $t_{PHL(W-P)}$      | Propagation time from write to data output           | $t_{WP}$           |                 |        |     | 400 | ns   |
| $t_{PLH(W-P)}$      |  | $t_{WP}$           |                 |        |     |     |      |
| $t_{PLH(STB-BF)}$   | Propagation time from strobe to BF flag              | $t_{SBF}$          |                 |        |     | 400 | ns   |
| $t_{PHL(R-BF)}$     | Propagation time from read to BF flag                | $t_{RBE}$          |                 |        |     | 400 | ns   |
| $t_{PLH(STB-INTR)}$ | Propagation time from strobe to interrupt            | $t_{SI}$           |                 |        |     | 400 | ns   |
| $t_{PHL(R-INTR)}$   | Propagation time from read to interrupt              | $t_{RDI}$          |                 |        |     | 400 | ns   |
| $t_{PLH(STB-BF)}$   | Propagation time from strobe to BF flag              | $t_{SBE}$          |                 |        |     | 400 | ns   |
| $t_{PLH(W-BF)}$     | Propagation time from write to BF flag               | $t_{WBF}$          |                 |        |     | 400 | ns   |
| $t_{PHL(W-INTR)}$   | Propagation time from write to interrupt             | $t_{WI}$           |                 |        |     | 400 | ns   |
| $t_{PHL(\#-OUT)}$   | Propagation time from timer input to timer output    | $t_{TL}$           |                 |        |     | 400 | ns   |
| $t_{PLH(\#-OUT)}$   |  | $t_{TH}$           |                 |        |     |     |      |
| $t_{PZX(R-DQ)}$     | propagation time from read to data enable            | $t_{RDE}$          |                 | 10     |     |     | ns   |

Note 1 : Measurement conditions  $C=150pF$ 


2 : Measurement conditions of note 6 are not applied.

**2048-BIT STATIC RAM WITH I/O PORTS AND TIMER****TIMING DIAGRAM** (reference level, high-level=2V, low-level=0.8V)

## Basic output




## Basic input




## 2048-BIT STATIC RAM WITH I/O PORTS AND TIMER


## Strobed output



## Strobed input



## Timer (Note1)



Note 1 : The wave form is shown counting down from 5 to 1.

2 : As long as the M1 mode flag of the timer register is at high-level, pulses are continuously output.

---

## MICROCOMPUTER SUPPORT SYSTEMS

---



**DEBUGGING MACHINE****DESCRIPTION**

The PC4000 is a debugging machine for use with single-chip microcomputers. It is intended for use as a general purpose debugging machine for support of single-chip microcomputer hardware and software.

**FEATURES**

- Usable for RAM-based program debugging
- Connectable to the user system via a DIL socket or connector
- Built-in EPROM (2716, 2732) writer function
- Uses serial data transfer for two-way data transfer with the host machine (e.g. PC9000 cross assembler machine)
- Usable with a variety of single-chip microcomputers by simply replacing a single board
- Print out of internal memory contents is possible by means of an external printer
- Easy-to-carry-about in its compact case, provided with an angle stand

**APPLICATIONS**


Hardware and software development and program debugging for single-chip microcomputer systems.

**CONFIGURATION**

The PC4000, as shown in the block diagram, consists of the following hardware elements.

- (1) M5L8085AP monitor CPU
- (2) Serial data input/output interface circuit
- (3) EPROM writer circuit
- (4) Program RAM (10 bits x 4K)
- (5) Keyboard and LED display circuits
- (6) Power supply

The PC4000 is used in conjunction with a dedicated board which allows interface of the PC4000 with the object microcomputer under development. The dedicated board insertion access window is located on the right side of the PC4000. In addition, each dedicated board stores the control program for the monitor CPU. Therefore, when the microcomputer type is changed, the PC4000 can be modified to suit the new type by merely changing the single dedicated board.



DEBUGGING MACHINE

**FUNCTIONAL DESCRIPTION**


Object programs developed on such devices as the PC9000 cross assembler machine are sent to the PC4000 via the serial input/output interface. The serial data transmission rate can be selected from 1200bps to 9600bps and the interface is a 20mA current loop type. The transmission format is Intel-compatible hexadecimal.

The data in the program memory is executed by the evaluation CPU on the dedicated board. In addition, this

memory contents can be written into 2716 or 2732 EPROM devices or data can be read out of such devices via a 24-pin DIL socket.

The keyboard consists of 12 function keys and 16 numerical keys as well as a single entry key. The LED display is an 8-digit display of 7-segment LED elements used to display data for reference while processing is performed.

**BLOCK DIAGRAM**



## DEBUGGING MACHINE

## KEY FUNCTIONS (BASIC FUNCTIONS ONLY)


| Symbol | Name                       | Function  |
|--------|----------------------------|---|
| SEND   | Data transmit key          | Converts program memory data to serial data and transmits to an external device |
| RCV    | Data receive key           | Receives serial data and writes this data into program memory                   |
| PROG   | (EPROM)<br>Program key     | Writes program memory data into the EPROM inserted in the socket                |
| LOAD   | (EPROM)<br>Load key        | Sends data from the EPROM inserted in the socket to program memory              |
| PRT    | Print key                  | Data transmit to the optional printer   |
| EXMP   | Examine program memory key | Verification/correction of program memory contents                              |
| EXMR   | Examine register key       | Verification/correction of register contents                                    |
| EXMM   | Examine memory key         | Verification/correction of RAM contents   |
| RES    | Reset key                  | Reset of program counter  |
| RUN    | Run (execute) key          | Re-start of program execution at the specified address (real time)              |
| BRK    | Break point set key        | Sets the break point address  |
| STEP   | Single step key            | Executes the program one step at a time   |
| O~F    | Numerical keys             | Used for input of address and data  |
| ENT    | Entry key                  | Effectively enters input numerical data   |

## SPECIFICATIONS

| Item                          | Specification  |
|-------------------------------|--|
| Method                        | The system is used with a dedicated board which includes the evaluation chip to perform in-circuit emulation   |
| Applicable microcomputers     | M58840-XXXP<br>M58494-XXXP<br>M58496-XXXP<br>M5L8048-XXXP<br>M5L8049-XXXP<br>and all other, Mitsubishi single-chip microcomputers  |
| Program RAM                   | Built-in, 4K x 10 bits (250ns access time)   |
| Control CPU                   | M5L8085AP  |
| Built-in EPROM writer circuit | Usable with 2716 or 2732 devices   |
| Display                       | 7-segment LED, 8 digits  |
| Input                         | Key switches: Commands: 12 keys<br>Numerical: 16 keys<br>Entry: 1 key  |
| Interface                     | ① 20mA current loop serial input/output interface<br>4800bps, full duplex, one line<br>(Selectable from 1200 to 9600bps)<br>② Centronics-compatible parallel interface, one line   |
| Monitor function              | Monitor programs for the appropriate object microcomputers are written into the two M5L2732K devices mounted on the dedicated board.<br><br>Basic Functions <ul style="list-style-type: none"><li>• Transfer of RAM data with an external system</li><li>• Read and write of EPROM data</li><li>• Verification/correction of the built-in program memory (RAM) contents</li><li>• Execution and halt at any arbitrary program address</li><li>• Single-step execution of programs</li><li>• Verification/correction of internal registers, memory, flags</li></ul> |
| User system connection        | Input/output connections to the dedicated board by means of a cable  |
| Dimensions                    | 364 x 257 x 85 mm (excluding handle and key switch tops)   |
| Power supply                  | AC 100V 100VA  |
| Operating temperature         | 5 ~ 40°C   |
| Storage temperature           | -20 ~ 60°C   |

## DEBUGGING MACHINE

## PC4000 CONFIGURATION



**CROSS ASSEMBLER MACHINE****DESCRIPTION**

The PC9000 is a cross assembler machine. It is capable of converting programs for the Mitsubishi single-chip microcomputers written in assembler language to machine language. In addition, it can perform such debugging functions as disassembly and act as an EPROM writer.

**FEATURES**

- Input of the source program from the keyboard
- An efficient screen editor allows editing of source programs
- Program dump and load to the mini-floppy disk
- Object data write/read for 2708, 2716 and 2732 EPROM devices
- Listing using a Centronics-compatible printer is possible
- Data transmission is possible to the PC4000 debugging machine
- Usable with all types of Mitsubishi single-chip microcomputers
- Compact, desk-top design

**APPLICATION**


Software development support for Mitsubishi single-chip microcomputers.

**FUNCTION**

The PC9000 as shown in the configuration diagram consists of the following hardware

- (1) Control CPU and bootstrap ROM
- (2) 48K byte RAM
- (3) 2K byte display screen RAM
- (4) 9-inch CRT display circuit
- (5) EPROM writer circuit
- (6) ASCII keyboard
- (7) Hardcopy output by means of an internal mini-printer circuit or an external printer interface circuit
- (8) Floppy disk controller (two mini floppy disk drives)
- (9) Parallel input/output interface circuit (two lines)
- (10) Power supply

An M5L8085AP is used as the control CPU. The keyboard, CRT, mini-floppy disk drives, and printer interfaces are connected by means of a bus line. The keyboard is used for input of commands to the monitor and source program data verification. The 9-inch green CRT display screen is capable of displaying 24 lines of 80 characters. As a printer a 20 column mini-printer is built-in to the PC9000 in addition to the ability to use an 80 column printer having Centronics compatibility via an interface which is available. The built-in mini-printer may be used to output



CROSS ASSEMBLER MACHINE


the disassembly results while the external printer may be used to output the assembly listing as well as disassembly listing.

**FUNCTIONAL DESCRIPTION**

The PC9000 contains the assembler, disassembler, source editor, and EPROM writer functions required for software support of microcomputers. These functions are summarized in the Table.

| Function      | Effect  | Applicable devices   |
|---------------|---|--|
| Assemble      | Source input: keyboard<br>output: printer, EPROM, data transfer (with debugging unit) | All 4-bit single-chip PMOS, and CMOS microcomputers M5L8048, M5L8049 and M5L8041A 8-bit single-chip microcomputers |
| Disassemble   | Disassembly of the specified file<br>Output: 20 column printer, external printer      | Same as above  |
| Source editor | Deletion, insertion, modification, character search, and screen editing               | Same as above  |
| EPROM writer  | EPROM erase check, write, verification, read  | M5L2708K, M5L2716K, M5L2732K   |

**PC9000 CONFIGURATION**




## CROSS ASSEMBLER MACHINE

## SPECIFICATIONS

| Item                          | Specification   |
|-------------------------------|---|
| Structure                     | Desktop-type, single cabinet  |
| C P U                         | Mitsubishi M5L8085AP (2.45 MHz clock)   |
| IC memory                     | 2K byte ROM (bootstrap area), 48K-byte DRAM, 2K-byte VRAM   |
| Memory device                 | Mini floppy disk x 2 drives, double-sided, double-density   |
| Display                       | 9-inch green CRT display, 80 lines x 25 characters  |
| Keyboard                      | Modified ASCII specifications, 2-key lockout  |
| Dedicated printer             | 5 x 7 dot Matrix thermal printer, 20 columns, 2 lines/s. Paper width: 60mm.   |
| Printer interface             | Centronics, parallel interface<br>Interface connector: 36-pin DDK Amphenol  |
| Serial input/output interface | 20mA current loop (2 lines)   |
| Data transfer format          | MELPS 85 (Hexadecimal (equivalent to Intel Hexadecimal))  |
| Applicable microcomputers     | MELPS 8-48 (M5L8048-XXXP, M5L8049-XXXP and others)<br>MELPS 4 (M58840-XXXP and others)<br>MELPS 41 (M58494-XXXP)<br>MELPS 42 (M58496-XXXP and others) |
| Outer dimensions and weight   | Desk top-type 470(W) x 290(H) x 490(D), 17kg  |
| Power supply                  | AC 100V ± 10% 50/60Hz   |

## KEYBOARD ARRANGEMENT

7



**16-BIT CPU SOFTWARE DEVELOPMENT SYSTEM****DESCRIPTION**

The PC9100 is a software development support for the MELPS 86 and PCA8600 series. As this has floppy disk drives and a built-in EPROM programmer, a software development support for the MELPS 86 is performed by only connecting a CRT terminal on the market.

The operation system (OS) adopts the propagated <sup>®</sup>CP/M-86<sup>TM</sup> and CP/M-80<sup>®</sup>, therefore many softwares programmed for CP/M are usable.

In addition, with a use of M5L8086S in-circuit emulator PC9110, the operation from a source programming of MELPS 86 to a hardware debugging is executed continuously.

**FEATURES**

- Compatible with PCA8601 monitor program
- Adoption of CP/M-86, CP/M-80 for OS. Select any OS by a monitor program.
- Capability of executing a developed software for 8080A/8085A and of developing an 8085A software when the CP/M-80 is selected.
- Easy system expansion caused by system bus which adopts IEEE-796 bus and 4 opened card cages.
- Standard 2 drives for double-sided double-density floppy disk (Capacity of 1.2M bytes).

- Applicable drive for double-sided double-density, double-sided single-density, single-sided single-density disks by the switch on the rear panel.
- Capability of programming 2 of 16-bit data at a time by a built-in EPROM programmer (corresponds to M5L2716K, M5L2732K, M5L2764K)
- Usable CRT device, which contains RS232C serial interface, on the market
- Capability of connecting a centronics printer
- Capability of connecting the M5L8086S in-circuit emulator PC9110
- One built-in RS232C serial interface for general purpose
- RAM size ..... 72K bytes
- AC 100V
- Compact, light weight

**APPLICATION**

- Software development support for MELPS 86
- Software development support for MELPS 85
- Personal computer
- Device for data analysis and management
- Base machine for each dedicated system

Note 1. <sup>®</sup> CP/M is a registered trade-mark of Digital Research Inc.  
2. IEEE-796 bus is a system bus for microcomputers which are the standardized Intel <sup>®</sup> multi bus by IEEE.

<sup>®</sup> multi bus is a registered trade-mark of Intel.



## 16-BIT CPU SOFTWARE DEVELOPMENT SYSTEM

## FUNCTION

The PC9100 adopts multi bus as a system and mounts a PCA8601 CPU board, PCA8602 64K RAM board, PCA8603 floppy disk controller board (including M5L8085A) of PCA 8600 series and an I/O board for PC9100. 4 multi bus compatible boards are in the card cage slot for easy system's expansion and exclusive.

2 built-in double-sided double-density floppy disks are provided. The second drive (Drive B:) can select either double-sided single-density or single-sided single-density by the switch on the rear panel. After selecting either single density, the CP/M lets the BIOS work automatically by accessing each Drive as C:, D:.

The EPROM programmer consists of 2 DIL sockets for 28-pin and 2 EPROMs are programmed in a 16-bit microcomputer object. Programmable EPROMs are M5L2716K, M5L2732K, M5L2732A type and M5L2764K.

I/O functions are: (1) CRT interface (RS232C standard, Serial operation, 25-pin connector) (2) Printer interface (TTL level, Centronics 36-pin champ connector) (3)


PC9110 interface (RS232C standard, Serial operation, 25-pin connector) (4) General purpose serial interface (RS 232C standard, Assignment to RDR: PUN: In CP/M, 25-pin connector)

After turning on the PC9100, the M5L8086S on the PCA8601 will be a bus master and executes a monitor program written in the ROM on the PCA8601. After this, if the G(GO) command is executed, the system will be in CP/M-86 or CP/M-80 mode. When it is the CP/M-86 mode, the system works considering the M5L8086S as master, and commands consist of the CP/M-86, 8086 assembler, 8086 debugger and application software for CP/M-86 which is on the market are able to execute.

When it is the CP/M-80 mode, the commands consist of the CP/M-80, 8080 assembler, 8080 debugger and application software for the CP/M-80 which is on the market are able to execute.

The operation from the OS to the monitor is executed by the reset switch.

## BLOCK DIAGRAM



**16-BIT CPU SOFTWARE DEVELOPMENT SYSTEM****FUNCTION EXPLANATION** (According to CP/M, CP/M86, Mitsubishi original utility S/W)

| Function                     | Effects  | Application devices              |
|------------------------------|--|----------------------------------|
| Assembler                    | Source input: Source file created by key board input<br>output: List, EPROM, Data communication with emulator  | • 8086<br>• 8085A                |
| Debugger                     | Software debugger: Supporter in CP/M-86<br>For Application S/W in CP/M-86  | • 8086                           |
|                              | Software debugger: Supporter in CP/M-80<br>For Application S/W in CP/M-85  | • 8085A                          |
| RPROM programmer             | Write, read, verification of EPROM<br>(Capability of programming upper bytes and lower bytes at the same time for 8086)  | M5L2716K<br>M5L2732K<br>M5L2764K |
| Data communication           | Bi-directional data communication with an external device in file base   | RS232C standard                  |
| Editor                       | Supporter in CP/M  | Applicable for all uses          |
| Execution of application S/W | Rich applicable S/W which on the market<br>eg. "CIS COBOL86", "PASCAL/M-86" etc. which are on the market as the high quality language for 8086 can be executed in the PC9100. Likewise, the high quality editor (Word star etc.) on the market can be used beside the standard editor. | • 8086<br>• 8085A                |

**SPECIFICATION****Hardware Specification**


| Item  | Specification  |
|---|--|
| Structure   | Desk top, single cabinet (External CRT, Keyboard, printer)   |
| CPU   | Mitsubishi M5L8086S 4.9152MHz<br>Mitsubishi M5L8085AP 2.4576MHz  |
| IC memory   | PCAB601 Program memory 16K bytes<br>RAM 16K bytes<br>PCAB602 RAM 64K bytes<br>PCAB603 Program memory 4K bytes<br>RAM 2K bytes  |
| Memory device                                       | 2 double-sided double-density floppy disks (Single-sided single density is also used by setting the switch on the rear panel)  |
| CRT interface                                       | Serial interface (The electrical characteristics and connector are compatible with the RS232C standard)<br>Transmit speed .... 9600BPS standard                                |
| Printer interface                                   | Centronics parallel interface (The DDK unphenol 36-pin is used for a connector)  |
| Interface for PC9110 in-circuit emulator controller | Serial interface (The electrical characteristics and connector are compatible with the RS232C standard)<br>Transmit speed .... 9600BPS   |
| General purpose serial I/O interface                | One port (The electrical characteristics and connector are compatible with the RS232C standard)<br>Transmit speed .... Selectable from 1200/2400/4800/9600BPS 9600BPS standard |
| PROM programming device                             | 2 multi devices<br>Programmable into M5L2764K, M5L2732A type, M5L2732K, M5L2716K   |
| Applicable microcomputer                            | ME LPS 86, ME LPS 85   |
| Capable expansion area                              | 4 of multi bus boards  |
| Outer dimensions                                    | Desk top type 420(W) x 450(D) x 260(H) mm  |
| Operating temperature                               | 5°C ~ 40°C   |

## 16-BIT CPU SOFTWARE DEVELOPMENT SYSTEM

## Software Specification

| Item                            | Specification   |   |
|---------------------------------|---|---|
| Monitor program                 | Monitor for 8086 which is compatible with the one on the PCA8081  |   |
| Operation system                | CP/M-86   | General purpose O.S. for 8086 of Digital Research Inc.  |
|                                 | CP/M-80   | General purpose O.S. for 8080 of Digital Research Inc.  |
| Utility software<br>(8086 base) | ASM86, CMD<br>DDT86, CMD<br>STAT, CMD<br>SUBMIT, CMD<br>PIP, CMD<br>GENCMD, CMD<br>ED, CMD<br>PROM, CMD<br>DDFMT              | 8086 Assembler<br>CP/M86 Debugger<br>File status utility<br>Batch management utility<br>File exchange utility<br>CMD file generating utility<br>Editor for program generator<br>PROM programmer controller program<br>Disk initialization and disk copy |
| Utility software<br>(8080 base) | ASM, COM<br>DDT, COM<br>STAT, COM<br>SUBMIT, COM<br>XSUB, COM<br>PIP, COM<br>LOAD, COM<br>ED, COM<br>DUMP, COM<br>MOVCPM, COM | 8080 Assembler<br>CP/M80 Debugger<br>File status utility<br>Batch management utility<br>Expansion of SUBMIT, COM utility<br>File exchange utility<br>COM file generating utility<br>Editor for program generator<br>Hex dump utility<br>MOVCPM, COM     |
| Library                         | BIOS.A86, DEBLOCK.LIB, BIOS.ASM, DUMP.ASM   |   |

## Memory Map



Note 1. Broken line means that addresses are the same between each area.

Solid line means that each area has the different address from others.

2. The area marked with \* will be changed by an installation of a control register.

# MITSUBISHI MICROCOMPUTERS PC9001CPM

## CP/M SOFTWARE FOR PC9000

### DESCRIPTION

The PC9001CPM is an option board to turn the cross assemble machine PC9000 to a CP/M® machine.

This is capable of developing the 8085 software and executions of a software for a CP/M and a user program with the PC9000. The CP/M of PC9001 is designed for 48K bytes CP/M Version 2.2.

This software must be used following the software contract.

Note: ® CP/M is a registered trade-mark of Digital Research Inc.

### FEATURES

- Execution of a CP/M on the PC9000
- Functions of a debugger and an assembler of 8080A
- Application program which operates on a CP/M of which memory capacitor is below 48K
- Developing and operating of a user program on the PC9000
- Opened internal miniprinter as a user list device
- Selectable letters (CAPITAL/small) by F3 key
- Usable internal serial interface as RDR:, PUN:

- Functions of a standard CP/M editor and a PC9000 original screen editor
- Used for a high quality EPROM programmer by an internal EPROM programmer and an option control program

### APPLICATIONS

- Supporting develop machine for MELPS 85
- Personal computer
- Data communication terminal

### FUNCTIONS

The PC9001CPM contains the EPROM (M5L2716K or M5L2732K) that programs a boot strap program and a basic operation system (BIOS) for CP/M. A floppy disk programmed of a CP/M and an application software, and manuals are also packed in the PC9001 CP/M carton.

Following the manual, exchange the EPROM on the PC9000 main board. The CP/M then initiates when a system starts by the disk. The PC9000 original disk and prescribed disk are compatible after changing a ROM.



**MITSUBISHI MICROCOMPUTERS**  
**PC9001CPM**

**CP/M SOFTWARE FOR PC9000**

**SPECIFICATION**

| Item                     | Specification  |
|--------------------------|--|
| CP/M Version             | Version 2.2  |
| RAM size                 | 48K bytes  |
| Console (CON:)           | Built-in CRT device and keyboard of the PC9000   |
| Paper tape reader (RDR:) | Built-in MELCOM 70 interface of the PC9000<br>(Hand shaking operation using a data terminal ready, DTR)  |
| Paper tape punch (PUN:)  | Built-in PC4000 interface of the PC9000<br>(Hand shaking operation using a data set ready, DSR)  |
| List device (LST:)       | Centronics external printer (LPT:) Built-in miniprinter of the PC9000 (UL1:) LPT: = standard assign  |
| Floppy disk storage      | 2 x 320K bytes (A: and B:)   |
| Key board                | ● Capital/small letter selection by <b>F3</b> key  |
| PROM programmer          | ● File load, file save, edit, PROM program, PROM read, verify, padding, block moving<br>● 8K bytes work area<br>● Target ROM (2708/2716/2732)  |
| Miscellaneous            | ● Time-out detector for printer ready<br>● Automatical warm boot operation by a key input when a programming is begun in the write protected disk<br>● Automatically effected DTR output of the MELCOM 70 interface by a warm boot |

**APPLICATION SOFTWARE LIST IN THE PC9001CPM**

| Program  | Function                           | Supplement  |
|----------|------------------------------------|---|
| EDIT     | Screen Editor                      | PC9000 original editor  |
| ED *     | Line Editor                        |   |
| ASM *    | Assembler for 8080                 |   |
| LOAD *   | Modification of execution style    |   |
| DDT *    | Debugger for 8080                  |   |
| PROM     | Programming control for 2708/16/32 | The program to transfer an assemble result to a PROM by a built-in PROM programmer of PC9000. (Functions of padding and block transfer are programmed.) |
| DUMP *   | Hex Dump                           | Source program is attached  |
| PIP *    | File handling                      |   |
| STAT *   | System status indicator            |   |
| SUBMIT * | Submit file management             |   |
| XSUB *   | Optional SUBMIT                    |   |
| CMNA 1   | MELCOM 70 communication            | The communication of object codes by the MELCOM 70 in the Intel HEX format  |
| CMNA 2   | PC4000 communication               | The communication of object codes by the PC4000 in the Intel HEX format   |
| MSS      | General purpose file communication | The communication of file data with another CP/M machine  |
| DISKCOPY | Copy of disk contents              | Copy the disk contents from A to B  |
| DDBI     | Disk initialize                    | Initialization of PC9000 formatting for a disk in the market  |

The program marked with \* is the utility program for CP/M.

**MITSUBISHI MICROCOMPUTERS  
PC9004**

**INTERFACE CABLE BETWEEN PC9000 AND PC4000**

**DESCRIPTION**

The PC9004 is an interface cable to connect the cross assemble PC9000 and the debugging machine PC4000 by serial interface.

**FEATURES**

- High speed data communication for object codes of assembled and debugged results by connecting the PC9000 and the PC4000 with the serial interface.
- File communication by a serial interface between two PC9000s (when CP/M® option is used)


Note: ® CP/M is a registered trade-mark of Digital Research Inc.

**SPECIFICATION**

| Item           | Specification                 |
|----------------|-------------------------------|
| Connector      | RS232C type connector         |
| Line           | 7 lines                       |
| Pin connection | Connector A ————— Connector B |
|                | 9 ..... 10                    |
|                | 10 ..... 9                    |
|                | 11 ..... 12                   |
|                | 12 ..... 11                   |
|                | 13 ..... 14                   |
|                | 14 ..... 13                   |
|                | 22 ..... 22                   |

**FUNCTIONS**

The PC9004 makes it possible to execute a data communication used with built-in current loop interface of the PC9000 and the PC4000. For example, to send a 4K bytes object code in Intel HEX format (at 9600 baud), it takes approximately 17 seconds.



# MITSUBISHI MICROCOMPUTERS PC9005

## PRINTER INTERFACE CABLE

### DESCRIPTION

The PC9005 is an interface cable to connect the cross assemble machine PC9000 or the debugging machine PC4000 and a centronics printer.

### FEATURES


- Capability of outputting an assembled list or a disassembled list by connecting the PC9000 and a printer.
- Capability of outputting a disassembled list or a traced result at the 8080 software debugging by DDT when a CP/M is converted to the PC9000.
- Capability of outputting a disassembled list which corresponds to each microcomputer, an internal memory dump list etc. by connecting the PC4000 and a printer.

### SPECIFICATION

| Pin. No. | Signal                         | Content                                      |
|----------|--------------------------------|--|
| 1        | STB                            | Strobe output signal of data                 |
| 2~9      | D <sub>0</sub> ~D <sub>7</sub> | Data output signal to a printer              |
| 10       | ACK                            | Input signal of data acknowledgement         |
| 11       | BUSY                           | BUSY input signal from a printer             |
| 12       | P.EMP                          | Input signal notifying a printer paper empty |
| 31       | RST                            | Output signal to initiate a printer          |
| 32       | FAULT                          | Input signal to notify printer errors        |
| 19~29    | GND                            | Ground                                       |

### FUNCTIONS

The PC9005 is designed based on the centronics specification and is used as an interface cable between the PC9000 or the PC4000 and a centronics printer.



**MELPS 740 DEDICATED BOARD (M50740-XXXSP, M50741-XXXSP)****DESCRIPTION**

The PCA4040 MELPS 740 dedicated board is for use with the PC4000 debugging machine for the M50740-XXXSP, and M50741-XXXSP single-chip 8-bit microcomputer, and it is used by inserting the board in the PC4000 cabinet.

**FEATURES**

- Connection to user's system by a flat cable
- Single-step operation and breakpoint operation capability from the PC4000 debugging machine keyboard. Debugging functions such as confirmation and modification of internal register contents.

**APPLICATIONS**

Development of hardware and software for systems using the MELPS 740 (M50740-XXXSP and M50741-XXXSP) single-chip microcomputer.

**CONFIGURATION**

As can be seen from the block diagram, the PCA4040 consists of the following hardware.

- (1) Evaluation chip (M50740-000SP) and peripheral circuit
- (2) EPROM with the PC4000 monitor program
- (3) Single-step and breakpoint control circuit
- (4) Program memory interface circuit
- (5) Input/output buffer/latch circuit

The board and user system can be connected by means of an accessory cable.

**FUNCTION**


The debugging machine PC4000 operates as a debugging machine for MELPS 740 microcomputers using the monitor program contents of a ROM mounted on the dedicated board. The evaluation chip (M50740-000SP) loaded on the board executes the program stored in the program memory. The internal status of the evaluation chip is read out under monitor CPU control when halted by single-step operation and breakpoint operation.

**SPECIFICATIONS**

| Item   | Specification  |
|--|--|
| Applicable microcomputer                           | M50740-XXXSP, M50741-XXXSP   |
| Clock frequency                                    | C F 4MHz   |
| Applicable debugging machine                       | PC4000<br>(connected by a card edge connector J3)  |
| Power supply                                       | Supplied by PC4000   |
| Connection to user's system                        | Accessory cable  |
| Debugging functions<br>(contents of monitor EPROM) | <ul style="list-style-type: none"> <li>● Program execution from any address, stop and single-step operation</li> <li>● Confirmation and change of program RAM contents</li> <li>● Confirmation and modification of RAM data in evaluation chip and verification and modification of following registers and flags:           <ul style="list-style-type: none"> <li>• Program counter</li> <li>• Index register X</li> <li>• Index register Y</li> <li>• Stack pointer</li> <li>• Accumulator</li> <li>• Processor status register</li> </ul> </li> <li>● Data programming to EPROM and reading</li> </ul> |

## MELPS 740 DEDICATED BOARD (M50740-XXXSP, M50741-XXXSP)

## BLOCK DIAGRAM



**MELPS 760 DEDICATED BOARD (M50760-XXXP, M50761-XXXP)****DESCRIPTION**

The PCA4060 MELPS 760 dedicated board is for use with the PC4000 debugging machine for the M50760-XXXP and M50761-XXXP single-chip 4-bit microcomputers, and it is used by inserting the board in the PC4000 cabinet.

**FEATURES**

- Connection to user's system by a flat cable
- Single-step operation and breakpoint operation capability from the PC4000 debugging machine keyboard. Debugging functions such as confirmation of internal register contents.

**APPLICATIONS**

Development of hardware and software for systems using the MELPS 760 (M50760-XXXP, M50761-XXXP) single-chip microcomputer.

**CONFIGURATION**

As can be seen from the block diagram, the PCA4060 consists of the following hardware.

- (1) Evaluation chip (M50760-000P) and peripheral circuit
- (2) EPROM with the PC4000 monitor program
- (3) Single-step and breakpoint control circuit
- (4) Program memory interface circuit
- (5) Input/output buffer/latch circuit

The board and user system can be connected by means of an accessory cable.


**FUNCTION**

The debugging machine PC4000 operates as a debugging machine for MELPS 760 microcomputers using the monitor program contents of a ROM mounted on the dedicated board. The evaluation chip (M50760-000P) loaded on the board executes the program stored in the program memory in the PC4000 debugging machine.

The internal status of the evaluation chip is read out under monitor CPU control when halted by single-step operation and breakpoint operation.

**SPECIFICATIONS**

| Item   | Specification   |            |
|--|---|------------|
| Applicable microcomputer                           | M50760-XXXP, M50761-XXXP  |            |
| Clock frequency                                    | C F   | 400kHz     |
|  | C R   | 200~400kHz |
| Applicable debugging machine                       | PC4000<br>(connected by a card edge connector J3)   |            |
| Power supply                                       | Supplied by PC4000  |            |
| Connection to user's system                        | Accessory cable   |            |
| Debugging functions<br>(contents of monitor EPROM) | <ul style="list-style-type: none"> <li>● Program execution from any address, stop and single-step operation</li> <li>● Confirmation and change of program RAM contents</li> <li>● Confirmation and modification of RAM data in evaluation chip and verification and modification of following registers and flags:           <ul style="list-style-type: none"> <li>• Program counter</li> <li>• A register and carry</li> <li>• B register</li> <li>• Data pointers (X, Y)</li> </ul> </li> <li>● Data programming to EPROM and reading</li> </ul> |            |

**MELPS 760 DEDICATED BOARD (M50760-XXXP, M50761-XXXP)****BLOCK DIAGRAM**

**MELPS 740 EVALUATION BOARD (M50740-XXXSP, M50741-XXXSP)****DESCRIPTION**

The PCA4340 evaluation board is used as an evaluation board for MELPS 740 8-bit single-chip computers. When used in the external ROM mode, this board consists of the evaluation chip (M50740-000SP) and the program EPROM (M5L2732K) possessing equivalent functions to the masked ROM M50740-XXXSP and M50741-XXXSP. When creating the mask for a developed program, this board is suitable for verification and running tests.

**FEATURES**

- Board computer equivalent to M50740-XXXSP
- Simple program modification using an EPROM
- Connection to user's system by means of a cable
- Built-in clock generator

**APPLICATIONS**

Program and applications equipment development for MELPS 740 8-bit single-chip microcomputers

**CONFIGURATION**

As can be seen in the block diagram, the PCA4340 consists of the following hardware:

- (1) Evaluation chip and peripheral circuit
- (2) Program EPROM socket
- (3) EPROM power supply circuit

The board and user system can be connected by means of an accessory cable.


**FUNCTION**

The evaluation chip (M50740-000SP) outputs the value of the program counter, and reads and executes the instruction stored in the appropriate EPROM address.

It is possible to have this board emulate the operation of a single-chip microcomputer.

**SPECIFICATIONS**

| Item                        | Specification                 |  |
|-----------------------------|-------------------------------|--|
| Applicable microcomputer    | M50740-XXXSP, M50741-XXXSP    |  |
| Clock frequency             | C F                           | 4MHz   |
| Cycle time                  | 1μs (with 4MHz clock)         |  |
| Power supply                | Voltage                       | 5V±5%, single  |
|                             | Current                       | 0.5mA typ. (J1 open, with NOP instruction execution) |
| Connection with user system | Accessory cable               |  |
| Connectors                  | J1                            | For user system connection (60 pins)                 |
|                             | J2                            | 2-pin angle pin header for power supply              |
| Outer dimensions            | 200 (L) × 250 (W) × 20 (H) mm |  |

**BLOCK DIAGRAM**

## MELPS 760 EVALUATION BOARD (M50760-XXXP, M50761-XXXP)

**DESCRIPTION**

The PCA4360 evaluation board is used as an evaluation board for MELPS 760 4-bit single-chip computers.

When used in the external ROM mode, this board consists of the evaluation chip (M50760-000P) and the program EPROM (M5L2716K) possessing equivalent functions to the masked ROM M50760-XXXP and M50761-XXXP. When creating the mask for a developed program, this board is suitable for verification and running tests.

**FEATURES**

- Board computer equivalent to M50760-XXXP, M50761-XXXP
- Simple program modification using an EPROM
- Connection to user's system by means of a cable
- Built-in clock generator

**APPLICATIONS**

Program and applications equipment development for MELPS 760 4-bit single-chip microcomputers

**FUNCTION**

The evaluation chip (M50760-000P) outputs the value of the program counter, and reads and executes the instruction stored in the appropriate EPROM address.

It is possible to have this board emulate the operation of a single-chip microcomputer.

**SPECIFICATIONS**


| Item                        |         | Specification                           |
|-----------------------------|---------|---|
| Applicable microcomputer    |         | M50760-XXXP, M50761-XXXP                |
| Clock frequency             | C F     | 400kHz                                  |
|                             | C R     | 200~400kHz                              |
| Cycle time                  |         | 10μs                                    |
| Power supply                | Voltage | 5V±5%, single                           |
|                             | Current | 0.5mA typ.                              |
| Connection with user system |         | Accessory cable                         |
| Connectors                  | J1      | For user system connection (20pin)      |
|                             | J2      | 2-pin angle pin header for power supply |
| Outer dimensions            |         | 100 (L) × 150 (W) × 20 (H) mm           |

**CONFIGURATION**

As can be seen in the block diagram, the PCA4360 consists of the following hardware:

- (1) Evaluation chip and peripheral circuit
- (2) Program EPROM socket

The board and user system can be connected by means of an accessory cable.

**BLOCK DIAGRAM**

# MITSUBISHI MICROCOMPUTERS PCA8400

## MELPS 8-48 DEDICATED BOARD

### DESCRIPTION

The PCA8400 is a dedicated MELPS 8-48 board for use with the PC4000 debugging machine for the 8-bit single-chip microcomputers and is used by inserting the board in the PC4000 cabinet.

### FEATURES

- Connection to user's system by means of a 40-pin DIL plug
- Control circuits and connectors for the i8748 writing adaptor (PC4100)

### APPLICATIONS

The development of hardware and software for systems using the MELPS 8-48 8-bit single-chip microcomputers.

### CONFIGURATION

As can be seen in the block diagram, the PCA8400 consists of the following hardware:

- (1) Evaluation chip (M5L8039P-6) and peripheral circuitry
- (2) ROM with the PC4000 monitor program
- (3) Single-step and breakpoint control circuit
- (4) Program memory interface circuit
- (5) Input/output buffer/latch circuit

The PC4000 is connected to this board using a card edge connector and this board is connected to the user system by means of an accessory cable.


### FUNCTION

The debugging machine PC4000 operates as a debugging machine for the MELPS 8-48 using the contents of the monitor ROM mounted on the dedicated board. The evaluation chip (M5L8039P-6) loaded on the board executes the program stored in the program memory in the PC4000 debugging machine.

The internal status of the evaluation chip is read out under monitor CPU control when single-step operation and breakpoint operation are halted.

An interface and connector to enable connection to the M5L8748S writing adaptor PC4100 has been provided, allowing programs to be written and read from the i8748.

### BLOCK DIAGRAM



**MITSUBISHI MICROCOMPUTERS**  
**PCA8400**

**MELPS 8-48 DEDICATED BOARD**

**SPECIFICATIONS**

| Item  | Specification   |
|---|---|
| Applicable microcomputers                       | <b>M5L8048-XXXP</b><br><b>M5L8049-XXXP</b><br><b>M5M8050H-XXXP</b><br><b>M5M8050L-XXXP</b>  |
| Clock frequency                                 | 6.144 MHz   |
| Variable range                                  | 1 ~ 6.144 MHz (By changing the oscillator crystal)  |
| Applicable debugging machine                    | PC4000 (connected by a card edge connector)   |
| Power supply                                    | Supplied from the PC4000 when inserted into the debugging machine   |
| Connection to user's system                     | By an accessory cable   |
| Debugging functions (contents of monitor EPROM) | <ul style="list-style-type: none"><li>● Program execution from any address and halt</li><li>● Data writing to EPROM and reading</li><li>● Confirmation and change of the contents of program RAM</li><li>● Serial data transfer to an external device</li><li>● Confirmation and modification of the RAM data in the evaluation chip</li><li>● (M5L8039P-6) and the contents of the following registers and flags:<ul style="list-style-type: none"><li>● Program counter</li><li>● Accumulator</li><li>● PSW</li></ul></li></ul> |
| Other   | By connecting the PC4100, read and write operations to the i8748 can be performed.  |

MELPS 8-48 EVALUTION BOARD

## DESCRIPTION

The PCA8403 evaluation board is used as an evaluation board for MELPS 8-48 8-bit microcomputers.

This board consists basically of the external ROM chip (M5L8039P-11) and EPROM (M5L2732K), possessing equivalent functions to the masked ROM M5L8048-XXXP and M5L8049-XXXP. When creating the mask for a developed program, this board is suitable for program verification and running tests.

## FEATURES

- Board computer equivalent to the M5L8048-XXXP, M5L8049-XXXP.
- Simple program modification using an EPROM
- Connection to user's system socket by means of a 40-pin DIL plug
- Built-in clock generator
- Speed up of a CPU using the M5L2764K

## APPLICATIONS


Program and applications equipment development for MELPS 8-48 8-bit single-chip microcomputers.

## FUNCTION

The evaluation chip (M5L8039P-11) outputs the value of the program counter and reads in instructions from ERROM and executes them.

The board is equivalent in operation to a single-chip microcomputer.

## BLOCK DIAGRAM



## CONFIGURATION

As can be seen in the block diagram, the PCA8403 consists of the following hardware:

- (1) Evaluation chip and peripheral circuitry
- (2) Program EPROM socket
- (3) EPROM power supply circuit

The board and user system can be connected by means of an accessory cable.

## SPECIFICATIONS

| Item             | Specification  |
|------------------|--|
| Type             | 8-bit parallel processor   |
| CPU              | <b>M5L8039P-11</b> (equivalent to Intel 8039)  |
| Cycle time       | Clock supplied by user system (maximum 11 MHz)                                       |
| Memory           | Program memory: 4K bytes (M5L2732K)<br>Data memory: 128 bytes (built-in M5L8039P-11) |
| I/O              | 8-bit parallel port x3<br>Test pin x2  |
| Interrupts       | INT pin  |
| Power supply     | 5V ±5%, 600mA (max)  |
| Connector used   | 40-pin DIL accessory plug  |
| Outer dimensions | 50 (L) x 170 (W) x 35 (H) mm   |

---

## **APPENDICES**

---



# MELPS 760 MASK ROM ORDERING METHOD

## MASK ROM ORDERING METHOD

Mitsubishi Electric corp. receives via EPROMs the data for writing programs in the mask ROMs of single-chip 4-bit microcomputer.

When placing an order, submit three sets of one or more than one EPROMs in which the data for one pattern are written together with the prescribed confirmation document (s).

If use of different media is intended, make a request accordingly.

## EPROM SPECIFICATIONS

1. M5L2716K, M5L2732K, Intel's 2716 or 2732 may be used, but M5L2716K and M5L2732K are regarded as standard.
2. The data and address of EPROM are processed by regarding the content of "H" as "1".
3. Write in the EPROMs to be submitted the kind of order to be placed as well as the distinction as to address assignment (the address to be assigned is given in the confirmation documents).
4. If a discrepancy (discrepancies) between the EPROMs submitted is found, a notice to that effect will be given.
5. Everything written from the start address of an EPROM onward is treated as data.

## MASK ROM PROCESSING SYSTEM

Programs for automatic design of mask ROMs have been prepared and the followings are generated automatically :

1. Drawing data for mask ROM generation.
2. Proof lists for checking errors in making mask ROMs.
3. Test programs for large-scale tester.

A CAD system for this shown in the figure below.


## ITEMS TO CONFIRM FOR ORDERING

1. Confirmation document for masking ..... 1 copy
2. Data for ROMs ..... 3 sets in EPROMs

## MELPS 760 MASK ROM DEVELOPMENT CAD SYSTEM

FROM CUSTOMER

MITSUBISHI ELECTRIC



**MITSUBISHI MICROCOMPUTERS**  
**MELPS 760 MASK ROM**  
**ORDERING METHOD**

**MELPS760 MASK-PROGRAMMABLE ROM CONFIRMATION MATERIAL**  
SINGLE-CHIP 4-BIT MICROCOMPUTERS M50760-XXXSP

**MITSUBISHI ELECTRIC**

|                       |                 |
|-----------------------|-----------------|
| Customer _____        | Signature _____ |
| Company name _____    | Prepared _____  |
| Company address _____ | Tel _____       |
| Company contact _____ | Date _____      |
| Approved _____        |                 |

The single-chip microcomputer type number to order and the type of EPROMs to be supplied should be specified by checking  in the boxes. Three sets of EPROMs should be supplied.

|                   |   |   |
|-------------------|---|---|
| EPROM type number | <input type="checkbox"/> 2716                                       | <input type="checkbox"/> 2732                                       |
| Address of EPROM  | <input type="checkbox"/> A (000 <sub>16</sub> ~ 3FF <sub>16</sub> ) | <input type="checkbox"/> A (000 <sub>16</sub> ~ 3FF <sub>16</sub> ) |

- Note 1 : The high-level data of both data outputs and address inputs of the supplied EPROM will be programmed as '1', and low-level as '0'.  
2 : Clearly indicate the type number of EPROMs and address designation letter symbols A and B on the supplied EPROMs.  
3 : The data of the addresses in parentheses on the EPROM are programmed onto the ROM.  
4 : The data from each PROM in the set is compared and if 2 of the 3 are equal, the equal value will be programmed into the ROM. When the 3 values are different programming is halted and the customer is notified of the error. The error report will show the address and data.

**CUSTOMER'S IDENTIFICATION MARK**

If you require a special identification mark, please specify in the following format.

|  |  |  |  |  |  |  |  |  |  |
|--|--|--|--|--|--|--|--|--|--|
|  |  |  |  |  |  |  |  |  |  |
|--|--|--|--|--|--|--|--|--|--|

**Mitsubishi IC type number**

- Note 5 : A mark field should start with the box at the extreme right.  
6 : The identification mark should be no more than 12 characters consisting of alphanumeric characters (except J.I. and O) or dashes.

**COMMENTS**

# MELPS 740 MASK ROM ORDERING METHOD

## MASK ROM ORDERING METHOD

Mitsubishi Electric corp. receives via EPROMs the data for writing programs in the mask ROMs of single-chip 8-bit microcomputer.

When placing an order, submit three sets of one or more than one EPROMs in which the data for one pattern are written together with the prescribed confirmation document (s).

If use of different media is intended, make a request accordingly.

## EPROM SPECIFICATIONS

1. M5L2716K, M5L2732K, Intel's 2716 or 2732 may be used, but M5L2716K and M5L2732K are regarded as standard.
2. The data and address of EPROM are processed by regarding the content of "H" as "1".
3. Write in the EPROMs to be submitted the kind of order to be placed as well as the distinction as to address assignment (the address to be assigned is given in the confirmation documents).
4. If a discrepancy (discrepancies) between the EPROMs submitted is found, a notice to that effect will be given.
5. Everything written from the start address of an EPROM onward is treated as data.

## MASK ROM PROCESSING SYSTEM

Programs for automatic design of mask ROMs have been prepared and the followings are generated automatically:

1. Drawing data for mask ROM generation.
2. Proof lists for checking errors in making mask ROMs.
3. Test programs for large-scale tester.

A CAD system for this shown in the figure below.

## ITEMS TO CONFIRM FOR ORDERING

1. Confirmation document for masking ..... 1 copy
2. Data for ROMs ..... 3 sets in EPROMs

## MASK OPTIONS


As for option, make entries in the confirmation documents by referring to the data book.

ROMs are made in accordance with the EPROMs and confirmation document submitted, then the EPROMs will be returned but the documents will not be returned.

## MELPS 740 MASK ROM DEVELOPMENT CAD SYSTEM

FROM CUSTOMER

MITSUBISHI ELECTRIC



**MITSUBISHI MICROCOMPUTERS**  
**MELPS 740 MASK ROM**  
**ORDERING METHOD**

**MELPS740 MASK-PROGRAMMABLE ROM CONFIRMATION MATERIAL**  
SINGLE-CHIP 8-BIT MICROCOMPUTERS M50740-XXXSP

**MITSUBISHI ELECTRIC**

|                       |  |                 |
|-----------------------|--|-----------------|
| Customer _____        |  | Signature _____ |
| Company name _____    |  | Prepared _____  |
| Company address _____ |  | Tel _____       |
| Company contact _____ |  | Date _____      |
|                       |  | Approved _____  |

The single-chip microcomputer type number to order and the type of EPROMs to be supplied should be specified by checking √ in the boxes. Three sets of EPROMs should be supplied.

|                   |   |   |
|-------------------|---|---|
| EPROM type number | <input type="checkbox"/> 2716                                       | <input type="checkbox"/> 2732                                       |
| Address of EPROM  | <input type="checkbox"/> A (000 <sub>16</sub> ~ 3FF <sub>16</sub> ) | <input type="checkbox"/> A (000 <sub>16</sub> ~ 3FF <sub>16</sub> ) |

- Note 1 : The high-level data of both data outputs and address inputs of the supplied EPROM will be programmed as '1', and low-level as '0'.  
2 : Clearly indicate the type number of EPROMs and address designation letter symbols A and B on the supplied EPROMs.  
3 : The data of the addresses in parentheses on the EPROM are programmed onto the ROM.  
4 : The data from each PROM in the set is compared and if 2 of the 3 are equal, the equal value will be programmed into the ROM. When the 3 values are different programming is halted and the customer is notified of the error. The error report will show the address and data.

**CUSTOMER'S IDENTIFICATION MARK**

If you require a special identification mark, please specify in the following format.

|                           |  |  |  |  |  |  |  |  |  |  |
|---------------------------|--|--|--|--|--|--|--|--|--|--|
|                           |  |  |  |  |  |  |  |  |  |  |
| Mitsubishi IC type number |  |  |  |  |  |  |  |  |  |  |

- Note 5 : A mark field should start with the box at the extreme right.  
6 : The identification mark should be no more than 12 characters consisting of alphanumeric characters (except J.I. and O) or dashes.

**COMMENTS**

# MELPS 8-48 MASK ROM ORDERING METHOD

## MASK ROM ORDERING METHOD

Described below is the ordering method applicable when programs submitted by the customer are written into the mask ROMs.

An automatic mask ROM design program is prepared for writing programs into mask ROMs, and (1) the drafting data for mask ROM generation, (2) the reference list for mask ROM preparation error checks and (3) an automatic test program for the large-scale tester designed to test the mask ROMs are all automatically generated.

When the object program is stored in the MELPS8-48 single-chip microcomputer mask ROM, the order for the object program medium is received as an EPROM form. Consequently, the EPROM or EPROMs which have stored the object program equivalent to one single-chip microcomputer chip should be submitted accompanied by the prescribed confirmation sheets for 3 sets of EPROMs respectively.

## EPROM SPECIFICATIONS

1. Usable EPROMs include Mitsubishi's M5L2716K, M5L2732K or Intel's 2716, 2732, 8748, 8749 or their equivalent. The M5L2716K, M5L2732 and Intel's 8748, 8749 are the standard EPROMs.
2. "High" is treated as 1 for the EPROM data and address.
3. All the data from the head address to the final address are treated as the EPROM's effective data.


## CHECKPOINTS

1. Clearly indicate the type number of EPROM.

## MELPS 8-48 MASK ROM DEVELOPMENT CAD SYSTEM

FROM CUSTOMER

MITSUBISHI ELECTRIC



**MITSUBISHI MICROCOMPUTERS**  
**MELPS 8-48 MASK ROM**  
**ORDERING METHOD**

**MELPS8-48 MASK-PROGRAMMABLE ROM CONFIRMATION MATERIAL**

SINGLE-CHIP 8-BIT MICROCOMPUTERS M5L8048-XXXP, M5L8049-XXXP, P-8, P-6, M5L8049H-XXXP, M5M8050H-XXXP, M5M8050L-XXXP, M5M80C49-XXXP.

**MITSUBISHI ELECTRIC**

|                       |  |                 |                |  |
|-----------------------|--|-----------------|----------------|--|
| Customer _____        |  | Signature _____ |                |  |
| Company name _____    |  | Prepared _____  |                |  |
| Company address _____ |  | Tel _____       | Approved _____ |  |
| Company contact _____ |  | Date _____      |                |  |

The single-chip microcomputer type number to order and the type of EPROMs to be supplied should be specified by checking √ in the boxes. Three sets of EPROMs should be supplied.

| microcomputer type number \ EPROM type number   | <input type="checkbox"/> 2716  | <input type="checkbox"/> 2732                                       | _____                         |
|---|--|---|-------------------------------|
| <input type="checkbox"/> M5L8048-XXXP   | <input type="checkbox"/> A (000 <sub>16</sub> ~ 3FF <sub>16</sub> )  | <input type="checkbox"/> A (000 <sub>16</sub> ~ 3FF <sub>16</sub> ) | <input type="checkbox"/> 8748 |
| <input type="checkbox"/> M5L8049-XXXP<br><input type="checkbox"/> M5L8049-XXXP-8<br><input type="checkbox"/> M5L8049-XXXP-6 | <input type="checkbox"/> A (000 <sub>16</sub> ~ 7FF <sub>16</sub> )  | <input type="checkbox"/> A (000 <sub>16</sub> ~ 7FF <sub>16</sub> ) | <input type="checkbox"/> 8749 |
| <input type="checkbox"/> M5L8049H-XXXP  | <input type="checkbox"/> A (000 <sub>16</sub> ~ 7FF <sub>16</sub> )  | <input type="checkbox"/> A (000 <sub>16</sub> ~ 7FF <sub>16</sub> ) | <input type="checkbox"/> 8749 |
| <input type="checkbox"/> M5M8050H-XXXP<br><input type="checkbox"/> M5M8050L-XXXP  | <input type="checkbox"/> A (000 <sub>16</sub> ~ 7FF <sub>16</sub> )<br><input type="checkbox"/> B (800 <sub>16</sub> ~ FFF <sub>16</sub> ) | <input type="checkbox"/> A (000 <sub>16</sub> ~ FFF <sub>16</sub> ) | —                             |

- Note 1 : The high-level data of both data outputs and address inputs of the supplied EPROM will be programmed as '1', and low-level as '0'.
- 2 : Clearly indicate the type number of EPROMs and address designation letter symbols A and B on the supplied EPROMs.
- 3 : The data of the addresses in parentheses on the EPROM are programmed onto the ROM.
- 4 : The data from each PROM in the set is compared and if 2 of the 3 are equal, the equal value will be programmed into the ROM. When the 3 values are different programming is halted and the customer is notified of the error. The error report will show the address and data.

**CUSTOMER'S IDENTIFICATION MARK**

If you require a special identification mark, please specify in the following format.

|  |  |  |  |  |  |  |  |  |  |  |  |
|--|--|--|--|--|--|--|--|--|--|--|--|
|  |  |  |  |  |  |  |  |  |  |  |  |
|--|--|--|--|--|--|--|--|--|--|--|--|

**Mitsubishi IC type number**

- Note 5 : A mark field should start with the box at the extreme right.
- 6 : The identification mark should be no more than 12 characters consisting of alphanumeric characters (except J.I. and O) or dashes.

**COMMENTS**

MITSUBISHI MICROCOMPUTERS  
**MELPS 8-48 MASK ROM  
ORDERING METHOD**

**MELPS8-48 MASK-PROGRAMMABLE ROM CONFIRMATION MATERIAL**  
SINGLE-CHIP 8-BIT MICROCOMPUTERS M5M80C49-XXXP

**MITSUBISHI ELECTRIC**

|                       |                 |
|-----------------------|-----------------|
| Customer _____        | Signature _____ |
| Company name _____    | Prepared _____  |
| Company address _____ | Tel _____       |
| Company contact _____ | Date _____      |
| Approved _____        |                 |

The single-chip microcomputer type number to order and the type of EPROMs to be supplied should be specified by checking √ in the boxes. Three sets of EPROMs should be supplied.

| microcomputer type number | <input type="checkbox"/> 2716                                       | <input type="checkbox"/> 2732                                       |                               |
|---------------------------|---|---|-------------------------------|
| M5M80C49P-XXXP            | <input type="checkbox"/> A (000 <sub>16</sub> ~ 7FF <sub>16</sub> ) | <input type="checkbox"/> A (000 <sub>16</sub> ~ FFF <sub>16</sub> ) | <input type="checkbox"/> 8749 |

- Note 1 : The high-level data of both data outputs and address inputs of the supplied EPROM will be programmed as '1', and low-level as '0'.  
2 : Clearly indicate the type number of EPROMs and address designation letter symbols A and B on the supplied EPROMs.  
3 : The data of the addresses in parentheses on the EPROM are programmed onto the ROM.  
4 : The data from each PROM in the set is compared and if 2 of the 3 are equal, the equal value will be programmed into the ROM. When the 3 values are different programming is halted and the customer is notified of the error. The error report will show the address and data.

**CUSTOMER'S IDENTIFICATION MARK**

If you require a special identification mark, please specify in the following format.

|  |  |  |  |  |  |  |  |  |  |  |  |  |
|--|--|--|--|--|--|--|--|--|--|--|--|--|
|  |  |  |  |  |  |  |  |  |  |  |  |  |
|--|--|--|--|--|--|--|--|--|--|--|--|--|

**Mitsubishi IC type number**

- Note 5 : A mark field should start with the box at the extreme right.  
6 : The identification mark should be no more than 12 characters consisting of alphanumeric characters (except J.I. and O) or dashes.

**COMMENTS**

# **MELPS 8-41 MASK ROM ORDERING METHOD**

## MASK ROM ORDERING METHOD

Described below is the ordering method applicable when programs submitted by the customer are written into the mask ROMs.

An automatic mask ROM design program is prepared for writing programs into mask ROMs, and (1) the drafting data for mask ROM generation, (2) the reference list for mask ROM preparation error checks and (3) an automatic test program for the large-scale tester designed to test the mask ROMs are all automatically generated.

When the object program is stored in the MELPS8-48 single-chip microcomputer mask ROM, the order for the object program medium is received as an EPROM form. Consequently, the EPROM or EPROMs which have stored the object program equivalent to one single-chip microcomputer chip should be submitted accompanied by the prescribed confirmation sheets for 3 sets of EPROMs respectively.


## **EPROM SPECIFICATIONS**

1. Usable EPROMs include Mitsubishi's M5L2716K, M5L2732K, or Intel's 2716, 2732, 8741, 8741A, 8742 or their equivalent. The M5L2716K and M5L2732K are the standard EPROMs.
  2. "High" is treated as 1 for the EPROM data and address.
  3. All the data from the head address to the final address are treated as the EPROM's effective data.

## CHECKPOINTS

1. Clearly indicate the type number of EPROM.

MELPS 8-41 MASK ROM DEVELOPMENT CAD SYSTEM



**MITSUBISHI MICROCOMPUTERS**  
**MELPS 8-41 MASK ROM**  
**ORDERING METHOD**

**MELPS8-41 MASK-PROGRAMMABLE ROM CONFIRMATION MATERIAL**  
 SLAVE COMPUTERS M5L8041A-XXXP, M5L8042-XXXP

**MITSUBISHI ELECTRIC**

|                       |            |                 |  |
|-----------------------|------------|-----------------|--|
| Customer _____        |            | Signature _____ |  |
| Company name _____    |            | Prepared _____  |  |
| Company address _____ | Tel _____  | Approved _____  |  |
| Company contact _____ | Date _____ |                 |  |

The Slave computer type number to order and the type of EPROMs to be supplied should be specified by checking

| microcomputer type number \ EPROM Type number | <input type="checkbox"/> 2716                                       | <input type="checkbox"/> 2732                                       |   |
|---|---|---|---|
| <input type="checkbox"/> M5L8041A-XXXP        | <input type="checkbox"/> A (000 <sub>16</sub> ~ 3FF <sub>16</sub> ) | <input type="checkbox"/> A (000 <sub>16</sub> ~ 3FF <sub>16</sub> ) | <input type="checkbox"/> 8741<br><input type="checkbox"/> 8741A |
| <input type="checkbox"/> M5L8042-XXXP         | <input type="checkbox"/> A (000 <sub>16</sub> ~ 7FF <sub>16</sub> ) | <input type="checkbox"/> A (000 <sub>16</sub> ~ 7FF <sub>16</sub> ) | <input type="checkbox"/> 8742                                   |

- Note 1 : The high-level data of both data outputs and address inputs of the supplied EPROM will be programmed as '1', and low-level as '0'.  
 2 : Clearly indicate the type number of EPROMs and address designation letter symbols A and B on the supplied EPROMs.  
 3 : The data of the addresses in parentheses on the EPROM are programmed onto the ROM.  
 4 : The data from each PROM in the set is compared and if 2 of the 3 are equal, the equal value will be programmed into the ROM. When the 3 values are different programming is halted and the customer is notified of the error. The error report will show the address and data.

**CUSTOMER'S IDENTIFICATION MARK**

If you require a special identification mark, please specify in the following format.

|  |  |  |  |  |  |  |  |  |  |  |  |
|--|--|--|--|--|--|--|--|--|--|--|--|
|  |  |  |  |  |  |  |  |  |  |  |  |
|--|--|--|--|--|--|--|--|--|--|--|--|

**Mitsubishi IC type number**

8

- Note 5 : A mark field should start with the box at the extreme right.  
 6 : The identification mark should be no more than 12 characters consisting of alphanumeric characters (except J.I. and O) or dashes.

**COMMENTS**



# CONTACT ADDRESSES FOR FURTHER INFORMATION

---

## JAPAN

Electronics Marketing Division  
Mitsubishi Electric Corporation  
2-3, Marunouchi 2-chome  
Chiyoda-ku, Tokyo 100, Japan  
Telex: 24532 MELCO J  
Telephone: (03) 218-3473  
(03) 218-3499  
Facsimile: (03) 214-5570

## HONG KONG

Ryoden Electric Engineering Co., Ltd.  
22nd fl., Leighton Centre  
77, Leighton Road  
Causeway Bay, Hong Kong  
Telex: 73411 RYODEN HX  
Telephone: (5) 795-2427  
Facsimile: (852) 123-4344

## TAIWAN

MELCO Taiwan Co., Ltd.  
Room 1303, 13th fl., Huel Fong Bldg.  
27, Sec. 3, Chung Shan N. Road  
Taipei, R.O.C.  
Telex: 11211 MITSUBISHI  
Telephone: (597) 3111

## U.S.A.

Mitsubishi Electronics America, Inc.  
777 North Pastoria Avenue  
Sunnyvale CA 94086, U.S.A.  
Telex: 172296 MELA SUVL  
Telephone: (408) 730-5900  
Facsimile: (408) 730-4972

Mitsubishi Electronics America, Inc.  
200 Unicorn Park Drive  
Woburn, MA 01801, U.S.A.  
Telex: 951796 MELASB WOBN  
Telephone: (617) 938-1220  
Facsimile: (617) 938-1075

Mitsubishi Electronics America, Inc.  
3247 West Story Road  
Los Colinas Business Park  
Irving, TX 75062, U.S.A.  
Telephone: (214) 258-1266  
Facsimile: (214) 659-9313

Mitsubishi Electronics America, Inc.  
799 North Bierman Circle,  
Mt. Prospect, ILL 60056, U.S.A.  
Telex: 270636 MESA CHI-MPCT  
Telephone: (312) 298-9223~8  
Facsimile: (312) 298-9223~8

## WEST GERMANY

Mitsubishi Electric Europe GmbH  
Brandenburger Str. 40  
4030 Ratingen, West Germany  
Telex: 8585070 MED D  
Telephone: (02102) 4860  
Facsimile: (02102) 486-115

## U.K.

Mitsubishi Electric (U.K.) Ltd.  
18th Floor, Centre Point,  
103 New Oxford st.,  
London WC1A1EB, U.K.  
Telex: 296195 MELCO G  
Telephone: (379) 7160  
Facsimile: (836) 0699

## AUSTRALIA

Mitsubishi Electric Australia Pty. Ltd.  
73-75, Epping Road, North Ryde,  
N.S.W. 2113 Australia  
P.O. Box 1567 Macquarie Centre  
Telex: MESYO AA 26614  
Telephone: (888) 5777  
Facsimile: (887) 3635

**MITSUBISHI DATA BOOK  
SINGLE-CHIP MICROCOMPUTERS**

---

March, First Edition 1984

Edited by

Committee of editing of Mitsubishi Semiconductor Data Book

Published by

Mitsubishi Electric Corp., Semiconductor Division

---

This book, or parts thereof, may not be reproduced in any form without permission of  
Mitsubishi Electric Corporation.

# **1984 MITSUBISHI DATA BOOK**

## **SINGLE-CHIP MICROCOMPUTERS**









HEAD OFFICE: MITSUBISHI DENKI BLDG., MARUNOUCHI, TOKYO 100. TELEX: J24532 CABLE: MELCO TOKYO

**This book contains the typical characteristics of  
MITSUBISHI MICROCOMPUTER 8-48 series,  
which are omitted from the data book.**

**MITSUBISHI ELECTRIC**

SINGLE-CHIP 8-BIT MICROCOMPUTER


TYPICAL CHARACTERISTICS




**MITSUBISHI MICROCOMPUTERS**  
**M5L8049-XXXP,P-8,P-6**  
**M5L8039P-11,P-8,P-6**

**SINGLE-CHIP 8-BIT MICROCOMPUTER**


**TYPICAL CHARACTERISTICS**




HIGH-LEVEL OUTPUT VOLTAGE  $V_{OH}$ (V)  
HIGH-LEVEL OUTPUT CURRENT  $I_{OH}$ (mA)




LOW-LEVEL INPUT VOLTAGE  $V_I$ (V)  
LOW-LEVEL INPUT CURRENT  $I_I$ (mA)




NORMALIZED SUPPLY CURRENT ( $I_{CC}$ )  
AMBIENT TEMPERATURE  $T_a$ (°C)



LOW-LEVEL OUTPUT VOLTAGE  $V_{DL}$ (V)  
LOW-LEVEL OUTPUT CURRENT  $I_{DL}$ (mA)



LOW-LEVEL INPUT VOLTAGE  $V_I$ (V)  
LOW-LEVEL INPUT CURRENT  $I_I$ (mA)









NORMALIZED SUPPLY CURRENT ( $I_{DD}$ )  
AMBIENT TEMPERATURE  $T_a$ (°C)

**MITSUBISHI MICROCOMPUTERS**  
**M5L8049H-XXXP/M5L8039HLP**

**SINGLE-CHIP 8-BIT MICROCOMPUTER**







**TYPICAL CHARACTERISTICS**



**MITSUBISHI MICROCOMPUTERS**  
**M5M8050H-XXXP/M5M8040HP**

**SINGLE-CHIP 8-BIT MICROCOMPUTER**







**TYPICAL CHARACTERISTICS**



MITSUBISHI MICROCOMPUTERS  
**M5M8050L-XXXP/M5M8040LP**

**SINGLE-CHIP 8-BIT MICROCOMPUTER**







**TYPICAL CHARACTERISTICS**



**MITSUBISHI MICROCOMPUTERS**  
**M5M80C49-XXXP/M5M80C39P-6**

**SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER**

**TYPICAL CHARACTERISTICS**



**MEMO**

# CONTACT ADDRESSES FOR FURTHER INFORMATION

---

## JAPAN

Electronics Marketing Division  
Mitsubishi Electric Corporation  
2-3, Marunouchi 2-chome  
Chiyoda-ku, Tokyo 100, Japan  
Telex: 24532 MELCO J  
Telephone: (03) 218-3473  
(03) 218-3499  
Facsimile: (03) 214-5570

## HONG KONG

Ryoden Electric Engineering Co., Ltd.  
22nd fl., Leighton Centre  
77, Leighton Road  
Causeway Bay, Hong Kong  
Telex: 73411 RYODEN HX  
Telephone: (5) 795-2427  
Facsimile: (852) 123-4344

## TAIWAN

MELCO Taiwan Co., Ltd.  
Room 1303, 13th fl., Huei Fong Bldg.  
27, Sec. 3, Chung Shan N. Road  
Taipei, R.O.C.  
Telex: 11211 MITSUBISHI  
Telephone: (597) 3111

## U.S.A.

Mitsubishi Electronics America, Inc.  
777 North Pastoria Avenue  
Sunnyvale CA 94086, U.S.A.  
Telex: 172296 MELA SUVL  
Telephone: (408) 730-5900  
Facsimile: (408) 730-4972

Mitsubishi Electronics America, Inc.  
200 Unicorn Park Drive  
Woburn, MA 01801, U.S.A.  
Telex: 951796 MELASB WOBN  
Telephone: (617) 938-1220  
Facsimile: (617) 938-1075

Mitsubishi Electronics America, Inc.  
3247 West Story Road,  
Los Colinas Business Park  
Irving, TX 75062, U.S.A.  
Telephone: (214) 258-1266  
Facsimile: (214) 659-9313

Mitsubishi Electronics America, Inc.  
799 North Bierman Circle,  
Mt. Prospect, ILL 60056, U.S.A.  
Telex: 270636 MESA CHI-MPCT  
Telephone: (312) 298-9223~8  
Facsimile: (312) 298-9223~8

## WEST GERMANY

Mitsubishi Electric Europe GmbH  
Brandenburger Str. 40  
4030 Ratingen, West Germany  
Telex: 8585070 MED D  
Telephone: (02102) 4860  
Facsimile: (02102) 486-115

## U.K.

Mitsubishi Electric (U.K.) Ltd.  
18th Floor, Centre Point,  
103 New Oxford st.,  
London WC1A1EB, U.K.  
Telex: 296195 MELCO G  
Telephone: (379) 7160  
Facsimile: (836) 0699

## AUSTRALIA

Mitsubishi Electric Australia Pty. Ltd.  
73-75, Epping Road, North Ride,  
N.S.W. 2113 Australia  
P.O. Box 1567 Macquarie Centre  
Telex: MESYO AA 26614  
Telephone: (888) 5777  
Facsimile: (887) 3635