```
1 library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
    use ieee.numeric_std.all;
    --use IEEE.STD_LOGIC_ARITH.ALL;
     --use IEEE.STD LOGIC UNSIGNED.ALL;
    entity floppy_controller is
 8
 9
           clk50
                   : in std_logic; -- 50MHz from CPLD board
                   : in std_logic; -- PHI0 (8MHz) from mainboard
10
           ph0
11
                         std_logic; -- PHI2 (1MHz) from mainboard
           nCSCPLD : in std_logic; -- /CS from STM32
12
                  : in std_logic; -- SCK from STM32
13
           uSCK
                  : in std_logic; -- MOSI from STM32
           uMOSI
14
15
           nRST
                   : in std_logic; -- /Reset from mainboard
                  : in std_logic; -- R/W from mainboard
           RnWin
17
           uRnW
                   : in std_logic; -- R/W from STM32
           ucBSY : out std\ logic; -- /Interrupt to STM32 stmWD_S : in std\ logic; -- STM32 write Data Reg. or Status Reg. uMISO : out std\ logic; -- MISO to STM32
18
19
21
           stmDRQ
                  : out std_logic; -- Busy gets read by Unicomp to STM32
                    : inout std_logic_vector(7 downto θ); -- Data from mainboard
22
           Dio
23
                   : in std_logic_vector(15 downto 0);
                                                            -- Address from mainboard
           SPT A
24
                  : out std_logic_vector(2 downto 0);
                                                            -- Address to STM32
25
                   : out std_logic_vector(19 downto 0)
                                                            -- here only for debug
           As
26
27
    end floppy_controller;
28
    architecture Behavioral of floppy_controller is
29
30
        -- Version number: Design_Major_Minor
31
        constant VERSION NUM
                                    : std logic vector(7 downto 0) := x"71";
32
33
        signal spi_new_data
                                 : std_logic;
        signal spi_new_status
                                : std logic;
34
35
36
        signal spi_data
                                 : std_logic_vector(7 downto 0);
37
        signal ncs_fdc
                                 : std_logic;
38
        signal ncs drv
                                 : std logic;
39
        signal ncs
                                 : std logic;
        signal nBSY Read
40
                                 : std_logic;
41
        signal ucDAT_Read
                                 : std logic;
42
        signal spiDAT_Write
                                 : std_logic;
43
        signal sINT
                                 : std logic;
44
        signal bIRQ
                                 : std_logic;
45
        signal fDRQ
                                 : std_logic;
                                : std_logic; -- 1 is step in, θ is step out
: unsigned(3 downto θ);
46
        signal sStepDir
47
        signal uc_data_update
48
        signal sr data update
                                : unsigned(3 downto 0);
49
50
        signal D_drv
                                : std_logic_vector(7 downto 0); -- 8014 Write
51
        --signal D_irq
                                   : std_logic_vector(7 downto 0); -- 8014 Read
                                 : std_logic_vector(7 downto 0); -- 8018 Write
52
        signal D_fdc_cmd
                                 : std_logic_vector(7 downto 0); -- 8018 Read
53
        signal D fdc sta
                                : std_logic_vector(7 downto 0); -- 8019
54
        signal D_fdc_trk
                                 : std_logic_vector(7 downto 0); -- 801A
55
        signal D_fdc_sec
56
        signal D_fdc_dat
                                 : std_logic_vector(7 downto 0); -- 801B
57
                                 : std_logic_vector(7 downto θ); --
: std_logic_vector(7 downto θ); --
58
        signal D_address
59
        signal temp
60
        signal D_spi_dat
                                    : std_logic_vector(7 downto 0);
        alias bBUSY
61
                                   is D_fdc_sta(0);
        alias bDRQ
62
                                   is D_fdc_sta(1);
63
        alias bTRK0
                                   is D_fdc_sta(2);
        alias bCRCERR
64
                                   is D_fdc_sta(3);
65
        alias bRNFFRR
                                   is D_fdc_sta(4);
66
        alias bWFLT_HLD
                                   is D_fdc_sta(5);
67
        alias bWPRT
                                   is D_fdc_sta(6);
       alias bNRDY
68
                                   is D_fdc_sta(7);
69
70
    begin
71
72
        spi_slave_out : entity work.spi_slave_out48 -- shift register
73
        port map (
74
           sclk
                    => uSCK and uRnW. -- Read only
75
           ss n
                    => nCSCPLD, -- and not (sr_Data_new or uc_Data_new),
                    => '0',
                             --uMOSI,
76
           mosi
                    => uMTSO
77
           miso
                     => D_fdc_cmd&D_fdc_trk&D_fdc_sec&D_fdc_dat&D_drv&D_fdc_sta
78
           data
79
80
81
        spi_slave_in : entity work.spi_slave_in8 -- shift register
82
        port map (
                    => uSCK and not uRnW, -- Write only
83
           sclk
                    => nCSCPLD, -- and not (sr_Data_new or uc_Data_new),
84
           ss n
                    => uMOSI.
85
           mosi
                      => uMISO.
86
           --miso
87
           data
                     => spi_data
88
        ):
89
```

```
90
      -- Chip Select
         91
 92
             ncs <= ncs_drv and ncs_fdc; -- combined cs</pre>
 93
 94
 95
 96
      -- Bus Isolation
         Dio \leftarrow D fdc sta when RnWin = '1' and ncs fdc = '0' and A(1 downto 0) = "00" and nRST = '1' else (others => 'Z');
 97
         Dio <= D_fdc_trk when RnWin = '1' and ncs_fdc = '0' and A(1 downto 0) = "01" and nRST = '1' else (others => 'Z'); Dio <= D_fdc_sec when RnWin = '1' and ncs_fdc = '0' and A(1 downto 0) = "10" and nRST = '1' else (others => 'Z');
 98
 99
         Dio <= D_spi_dat when RnWin = '1' and ncs_fdc = '0' and A(1 downto 0) = "11" and nRST = '1' else (others => 'Z');
Dio <= bIRQ&bDRQ&"000000" when RnWin = '1' and ncs_drv = '0' and nRST = '1' else (others => 'Z');
100
101
102
103
104
          --ucBSY <= ncs fdc or RnWin; -- Interrupt only when writing
105
          ucBSY <= not bBUSY; -- Interrupt only when writing from Unicomp
106
107
          stmDRQ <= fDRQ;</pre>
          --stmDRQ <= bDRQ;
108
109
      process (clk50)
110
111
         begin
             if rising_edge(clk50) then
   if nRST = '0' then
112
113
                     --uc_Data_new <= '0';</pre>
114
                     --uc_Data_lock <= '0';</pre>
115
                     D_fdc_sta <= "00000000";
116
                     D fdc cmd <= "00000000";
117
                     D_fdc_trk <= "00000000";
D_fdc_sec <= "00000001";
118
119
120
                     D fdc dat <= "00000000";
                     D spi dat <= "00000000";
121
                     --D irq <= "00000000";
122
                     spi new data <= '0';
123
                    spi_new_status <= '0';
fDRQ <= '0';</pre>
124
125
126
                     Dio <= (others => 'Z');
                     ucDAT Read <= '0';
127
128
                    nBSY_Read <= '0';
129
                 else
                     if nCSCPLD = '0' and uRnW = '0' then -- new data will arrive over SPI
if stmWD_S = '0' then -- we want to write Data
130
131
132
                            spi new data <= '1';
                            spi new status <= '0';
133
                             --D_fdc_dat <= spi_data; -- Data Reg.
134
                            fDRQ <= '1'; -- block new Data sending bDRQ <= '1'; -- signal New Data Flag
135
136
                                                   -- we want to write Status Reg.
137
                            --D_fdc_sta <= spi_data; -- Status Reg.
138
139
                            spi_new_status <= '1';</pre>
140
                            spi_new_data <= '0';</pre>
141
142
                     end if;
                     if spi_new_data = '1' and nCSCPLD = '1' then
143
144
                         --bDRQ <= '1'; -- signal New Data Flag
                         D spi dat <= spi data; -- Data Reg.
                        spi new data <= '0';
146
147
                     end if;
148
                     if spi_new_status = '1' and nCSCPLD = '1' then
                        D fdc sta <= spi data; -- Status Reg.
149
150
                        spi new status <= '0';
151
152
                   Handles FDC1771 Reads
154
                    if RnWin = '1' and ncs fdc = '0' then
                        case A(1 downto 0) is
156
                        when "00" =>
157
                            --ucDAT Read <= '0';
158
                            nBSY_Read <= '1';</pre>
159
                        when "01" =>
160
                            --ucDAT_Read <= '0';</pre>
161
                        when "10" =>
162
                            --ucDAT Read <= '0';
163
164
165
                            ucDAT_Read <= '1';
                            fDRQ <= '0'; -- allow new Data to be sent
--bDRQ <= '0'; -- clear New Data Flag
--bDRQI <= '0'; -- DRQ Output low (connected to Drive Register)
166
167
168
169
                        end case;
170
                     else
                        Dio <= (others => 'Z');
171
172
                        nBSY Read <= '0';
173
174
                     if ucDAT_Read = '1' and ncs_fdc = '1' then -- wait until chip is not selected anymore
176
                        bDRQ <= '0'; -- clear New Data Flag --if fDRQ = '0' and bDRQ = '0' then
177
178
                        ucDAT_Read <= '0';
                         --end if;
180
```

```
181
                      --bDRQI <= '0'; -- DRQ Output low (connected to Drive Register)
182
                   end if:
183
                   --if uc Data new = '1' and nCSCPLD = '0' and uRnW = '1' then --and uc Data lock = '0' then -- data is
184
      latched into shiftreq.
185
                   -- uc Data new <= '0';
                   -- uc Data lock <= '1'; -- needed if new data comes in before spi is finished
186
                      -- SPI is now 25MHz and needs 6us for 6 Bytes inkl. CS
187
188
                      -- Response from uc Data new high to CS low is 350ns!
                      -- Transmission starts BEFORE ncs fdc is high again.
189
190
                   --end if:
191
                   --if uc_Data_lock = '1' and nCSCPLD = '1' then
-- uc_Data_lock <= '0';
192
193
194
                   --end if;
195
                   Handles FDC1771 and Drive Select Writes
196
197
                   if RnWin = '0' and ncs drv = '0' and ph2 = '1' then -- Write Drive Reg
198
                      D drv <= Dio;
199
200
                       --uc data update <= "0001";
                       --uc Data new <= '1';
201
                   elsif RnWin = '0' and ncs fdc = '0' and ph2 = '1' then -- Write FDC Reg
202
                      --uc data update \leq "0\overline{0}01";
203
                       --uc Data new <= '1';
204
                      case A(1 downto 0) is
205
                          when "00" =>
206
207
                          D fdc cmd <= Dio;
208
                          if Dio(7 downto 4) = "0000" then
                                                                -- '0x'
209
                                                                                     ### Restore ###
210
                             D_fdc_trk <= (others => '0'); -- set to track 0
                             bIRQ <= '1';
bTRK0 <= '1';
211
                                                               -- set Interrupt (probably wait some time)
                                                                -- set to track 0 flag
212
                          --bBUSY <= '0'; -- clear BUSY Flag
elsif Dio(7 downto 4) = "0001" then -- '1x'
213
214
                                                                                      ,
### Seek ###
                             D_fdc_trk <= D_fdc_dat;</pre>
215
                          bIRQ \ll 1'; -- set Interrupt (probably wait some time) elsif Dio(7 \ downto \ 5) = "001" \ then \ -- '2x, 3x'  ### Step ###
216
217
218
                             if Dio(4) = '1' then
                                                                -- update flag is set?
                                if sStepDir = '1' then
219
                                   D_fdc_trk <= std_logic_vector(to_unsigned(to_integer(unsigned(D_fdc_trk)) + 1, 8)); --</pre>
220
      update track register
221
                                   bTRK0 <= '0';
                                                                -- reset track 0 flag
222
                                    D_fdc_trk <= std_logic_vector(to_unsigned(to_integer(unsigned(D_fdc_trk)) - 1, 8)); --</pre>
      update track register
224
                                end if;
                             end if;
bIRQ <= '1';</pre>
225
                                                                -- set Interrupt (probably wait some time)
226
227
                          elsif Dio(7 downto 5) = "010" then -- '4x, 5x' ### Step in ###
228
                             if Dio(4) = '1' then
                                                               -- update flag is set?
                                D fdc trk <= std logic vector(to unsigned(to integer(unsignea(D fdc trk)) + 1, 8)); -- update
      track register
230
                                bTRK0 <= '0';
                                                                -- reset track 0 flag
231
                             end if;
232
                             sStepDir <= '1';
                             bIRQ <= '1';
                                                               -- set Interrupt (probably wait some time)
233
                          elsif Dio(7 downto 5) = "011" then -- '6x, 7x'
234
                                                                                      ### Step out ###
235
                             if Dio(4) = '1' then
                                                               -- update flag is set?
                                D fdc trk <= std logic vector(to unsigned(to integer(unsignea(D fdc trk)) - 1, 8)); -- update
236
      track register
237
                             sStepDir <= '0';
238
239
                             bIRQ <= '1';
                                                               -- set Interrupt (probably wait some time)
                          elsif Dio(7 downto 5) = "100" then -- '8x, 9x'
240
                                                                                      ### Read ###
                             bWFLT_HLD <= '1'; -- set Head Load Flag
241
                             bBUSY <= '1';
                                                               -- set BUSY Flag
242
                          elsif Dio(7 downto 5) = "101" then -- 'Ax, Bx'
                                                                                      ### Write ###
243
                             bWFLT_HLD <= '1';
                                                              -- set Head Load Flag
-- set BUSY Flag
244
                             bBUSY <= '1';
245
                          elsif Dio(7 downto 0) = "11000100" then -- 'C4' Read Address elsif Dio(7 downto 1) = "1110010" then -- 'E4' Read Track elsif Dio(7 downto 0) = "11110100" then -- 'F4' Write Track elsif Dio(7 downto 4) = "1101" then -- 'Dx' ### Fo
246
247
248
249
                                                                                      ### Force Interrupt (Reset busy) ###
250
                             bBUSY <= '0';
                                                                -- reset BUSY Flag
251
                             bIRQ <= '0';
                          end if;
252
                          when "01" =>
253
254
                          D fdc trk <= Dio;
255
                          when "10" =>
256
                          D_fdc_sec <= Dio;</pre>
257
                          when "11" =>
258
                          D fdc dat <= Dio;
259
                      end case;
                   end if;
260
               end if;
            end if;
262
     end process;
263
264
     As(19) \leftarrow ncs;
      --As(19) <= spi_new_data;
                                           -- Pin 2
     As(17) <= nBSY_Read; -- Pin 4
```