

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use ieee.numeric_std.all;
4  --use IEEE.STD_LOGIC_ARITH.ALL;
5  --use IEEE.STD_LOGIC_UNSIGNED.ALL;
6
7  entity floppy_controller is
8      Port (
9          clk50      : in  std_logic; -- 50MHz from CPLD board
10         ph0       : in  std_logic; -- PHI0 (8MHz) from mainboard
11         ph2       : in  std_logic; -- PHI2 (1MHz) from mainboard
12         nCSCPLD    : in  std_logic; -- /CS from STM32
13         uSCK       : in  std_logic; -- SCK from STM32
14         uMOSI      : in  std_logic; -- MOSI from STM32
15         nRST       : in  std_logic; -- /Reset from mainboard
16         RnWin      : in  std_logic; -- R/W from mainboard
17         uRnW       : in  std_logic; -- R/W from STM32
18         ucBSY      : out std_logic; -- /Interrupt to STM32
19         stmWD_S    : in  std_logic; -- STM32 write Data Reg. or Status Reg.
20         uMISO      : out std_logic; -- MISO to STM32
21         stmDRQ     : out std_logic; -- Busy gets read by Unicomp to STM32
22         Dio        : inout std_logic_vector(7 downto 0); -- Data from mainboard
23         A          : in  std_logic_vector(15 downto 0); -- Address from mainboard
24         SPI_A      : out std_logic_vector(2 downto 0); -- Address to STM32
25         As         : out std_logic_vector(19 downto 0) -- here only for debug
26     );
27 end floppy_controller;
28
29 architecture Behavioral of floppy_controller is
30     -- Version number: Design_Major_Minor
31     constant VERSION_NUM : std_logic_vector(7 downto 0) := x"71";
32
33     signal spi_new_data      : std_logic;
34     signal spi_new_status   : std_logic;
35
36     signal spi_data          : std_logic_vector(7 downto 0);
37     signal ncs_fdc          : std_logic;
38     signal ncs_drv          : std_logic;
39     signal ncs              : std_logic;
40     signal nBSY_Read        : std_logic;
41     signal ucDAT_Read        : std_logic;
42     signal spiDAT_Write     : std_logic;
43     signal sINT              : std_logic;
44     signal bIRQ              : std_logic;
45     signal fDRQ              : std_logic;
46     signal sStepDir          : std_logic; -- 1 is step in, 0 is step out
47     signal uc_data_update    : unsigned(3 downto 0);
48     signal sr_data_update    : unsigned(3 downto 0);
49
50     signal D_drv             : std_logic_vector(7 downto 0); -- 8014 Write
51     --signal D_irq           : std_logic_vector(7 downto 0); -- 8014 Read
52     signal D_fdc_cmd         : std_logic_vector(7 downto 0); -- 8018 Write
53     signal D_fdc_sta         : std_logic_vector(7 downto 0); -- 8018 Read
54     signal D_fdc_trk         : std_logic_vector(7 downto 0); -- 8019
55     signal D_fdc_sec         : std_logic_vector(7 downto 0); -- 801A
56     signal D_fdc_dat         : std_logic_vector(7 downto 0); -- 801B
57
58     signal D_address         : std_logic_vector(7 downto 0); --
59     signal temp              : std_logic_vector(7 downto 0); --
60     signal D_spi_dat         : std_logic_vector(7 downto 0);
61     alias bBUSY              is D_fdc_sta(0);
62     alias bDRQ               is D_fdc_sta(1);
63     alias bTRK0              is D_fdc_sta(2);
64     alias bCRCERR            is D_fdc_sta(3);
65     alias bRNCERR            is D_fdc_sta(4);
66     alias bWFLT_HLD          is D_fdc_sta(5);
67     alias bWPRT              is D_fdc_sta(6);
68     alias bNRDY              is D_fdc_sta(7);
69
70 begin
71
72     spi_slave_out : entity work.spi_slave_out48 -- shift register
73     port map (
74         sclk    => uSCK and uRnW, -- Read only
75         ss_n    => nCSCPLD, -- and not (sr_Data_new or uc_Data_new),
76         mosi    => '0', -- uMOSI,
77         miso    => uMISO,
78         data    => D_fdc_cmd&D_fdc_trk&D_fdc_sec&D_fdc_dat&D_drv&D_fdc_sta
79     );
80
81     spi_slave_in : entity work.spi_slave_in8 -- shift register
82     port map (
83         sclk    => uSCK and not uRnW, -- Write only
84         ss_n    => nCSCPLD, -- and not (sr_Data_new or uc_Data_new),
85         mosi    => uMOSI,
86         --miso    => uMISO,
87         data    => spi_data
88     );
89

```

```

90 -- Chip Select
91 ncs_drv <= '0' when A(15 downto 2) = "10000000000101" else '1';-- 8014 - 8017 cs for drive reg.
92 ncs_fdc <= '0' when A(15 downto 2) = "10000000000110" else '1';-- 8018 - 801B cs for floppy controller
93 ncs <= ncs_drv and ncs_fdc; -- combined cs
94
95
96 -- Bus Isolation
97 Dio <= D_fdc_sta when RnWin = '1' and ncs_fdc = '0' and A(1 downto 0) = "00" and nRST = '1' else (others => 'Z');
98 Dio <= D_fdc_trk when RnWin = '1' and ncs_fdc = '0' and A(1 downto 0) = "01" and nRST = '1' else (others => 'Z');
99 Dio <= D_fdc_sec when RnWin = '1' and ncs_fdc = '0' and A(1 downto 0) = "10" and nRST = '1' else (others => 'Z');
100 Dio <= D_spi_dat when RnWin = '1' and ncs_fdc = '0' and A(1 downto 0) = "11" and nRST = '1' else (others => 'Z');
101 Dio <= bIRQ&bDRQ&"000000" when RnWin = '1' and ncs_drv = '0' and nRST = '1' else (others => 'Z');
102
103 -- WRITE
104
105 --ucBSY <= ncs_fdc or RnWin; -- Interrupt only when writing
106 ucBSY <= not bBUSY; -- Interrupt only when writing from Unicomp
107 stmDRQ <= fDRQ;
108 --stmDRQ <= bDRQ;
109
110 process (clk50)
111 begin
112     if rising_edge(clk50) then
113         if nRST = '0' then
114             --uc_Data_new <= '0';
115             --uc_Data_lock <= '0';
116             D_fdc_sta <= "00000000";
117             D_fdc_cmd <= "00000000";
118             D_fdc_trk <= "00000000";
119             D_fdc_sec <= "00000001";
120             D_fdc_dat <= "00000000";
121             D_spi_dat <= "00000000";
122             --D_irq <= "00000000";
123             spi_new_data <= '0';
124             spi_new_status <= '0';
125             fDRQ <= '0';
126             Dio <= (others => 'Z');
127             ucDAT_Read <= '0';
128             nBSY_Read <= '0';
129         else
130             if nCSCPLD = '0' and uRnW = '0' then -- new data will arrive over SPI
131                 if stmWD_S = '0' then -- we want to write Data
132                     spi_new_data <= '1';
133                     spi_new_status <= '0';
134                     --D_fdc_dat <= spi_data; -- Data Reg.
135                     fDRQ <= '1'; -- block new Data sending
136                     bDRQ <= '1'; -- signal New Data Flag
137                 else -- we want to write Status Reg.
138                     --D_fdc_sta <= spi_data; -- Status Reg.
139                     spi_new_status <= '1';
140                     spi_new_data <= '0';
141                 end if;
142             end if;
143             if spi_new_data = '1' and nCSCPLD = '1' then
144                 --bDRQ <= '1'; -- signal New Data Flag
145                 D_spi_dat <= spi_data; -- Data Reg.
146                 spi_new_data <= '0';
147             end if;
148             if spi_new_status = '1' and nCSCPLD = '1' then
149                 D_fdc_sta <= spi_data; -- Status Reg.
150                 spi_new_status <= '0';
151             end if;
152         -----
153         -- Handles FDC1771 Reads
154         -----
155         if RnWin = '1' and ncs_fdc = '0' then
156             case A(1 downto 0) is
157                 when "00" =>
158                     --ucDAT_Read <= '0';
159                     nBSY_Read <= '1';
160                 when "01" =>
161                     --ucDAT_Read <= '0';
162                 when "10" =>
163                     --ucDAT_Read <= '0';
164                 when "11" =>
165                     ucDAT_Read <= '1';
166                     fDRQ <= '0'; -- allow new Data to be sent
167                     --bDRQ <= '0'; -- clear New Data Flag
168                     --bDRQI <= '0'; -- DRQ Output low (connected to Drive Register)
169                 end case;
170             else
171                 Dio <= (others => 'Z');
172                 nBSY_Read <= '0';
173             end if;
174
175             if ucDAT_Read = '1' and ncs_fdc = '1' then -- wait until chip is not selected anymore
176
177                 bDRQ <= '0'; -- clear New Data Flag
178                 --if fDRQ = '0' and bDRQ = '0' then
179                 ucDAT_Read <= '0';
180                 --end if;

```

```

181         --bDRQI <= '0'; -- DRQ Output low (connected to Drive Register)
182     end if;
183
184     --if uc_Data_new = '1' and nCSCPLD = '0' and uRnW = '1' then --and uc_Data_lock = '0' then -- data is
latched into shiftreg.
185     -- uc_Data_new <= '0';
186     -- uc_Data_lock <= '1'; -- needed if new data comes in before spi is finished
187     -- SPI is now 25MHz and needs 6us for 6 Bytes inkl. CS
188     -- Response from uc_Data_new high to CS low is 350ns!
189     -- Transmission starts BEFORE ncs_fdc is high again.
190     --end if;
191
192     --if uc_Data_lock = '1' and nCSCPLD = '1' then
193     -- uc_Data_lock <= '0';
194     --end if;
195
196     -----
197     -- Handles FDC1771 and Drive Select Writes
198     -----
199     if RnWin = '0' and ncs_drv = '0' and ph2 = '1' then -- Write Drive Reg
200         D_drv <= Dio;
201         --uc_data_update <= "0001";
202         --uc_Data_new <= '1';
203     elsif RnWin = '0' and ncs_fdc = '0' and ph2 = '1' then -- Write FDC Reg
204         --uc_data_update <= "0001";
205         --uc_Data_new <= '1';
206         case A(1 downto 0) is
207             when "00" =>
208                 D_fdc_cmd <= Dio;
209
210                 if Dio(7 downto 4) = "0000" then -- '0x'          ### Restore ###
211                     D_fdc_trk <= (others => '0'); -- set to track 0
212                     bIRQ <= '1'; -- set Interrupt (probably wait some time)
213                     bTRK0 <= '1'; -- set to track 0 flag
214                     --bBUSY <= '0'; -- clear BUSY Flag
215                 elsif Dio(7 downto 4) = "0001" then -- '1x'          ### Seek ###
216                     D_fdc_trk <= D_fdc_dat;
217                     bIRQ <= '1'; -- set Interrupt (probably wait some time)
218                 elsif Dio(7 downto 5) = "001" then -- '2x, 3x'      ### Step ###
219                     if Dio(4) = '1' then -- update flag is set?
220                         if sStepDir = '1' then
221                             D_fdc_trk <= std_logic_vector(to_unsigned(to_integer(unsigned(D_fdc_trk)) + 1, 8)); --
update track register
222                             bTRK0 <= '0'; -- reset track 0 flag
223                         else
224                             D_fdc_trk <= std_logic_vector(to_unsigned(to_integer(unsigned(D_fdc_trk)) - 1, 8)); --
update track register
225                         end if;
226                     end if;
227                     bIRQ <= '1'; -- set Interrupt (probably wait some time)
228                 elsif Dio(7 downto 5) = "010" then -- '4x, 5x'      ### Step in ###
229                     if Dio(4) = '1' then -- update flag is set?
230                         D_fdc_trk <= std_logic_vector(to_unsigned(to_integer(unsigned(D_fdc_trk)) + 1, 8)); -- update
track register
231                     end if;
232                     bTRK0 <= '0'; -- reset track 0 flag
233                     end if;
234                     sStepDir <= '1';
235                     bIRQ <= '1'; -- set Interrupt (probably wait some time)
236                 elsif Dio(7 downto 5) = "011" then -- '6x, 7x'      ### Step out ###
237                     if Dio(4) = '1' then -- update flag is set?
238                         D_fdc_trk <= std_logic_vector(to_unsigned(to_integer(unsigned(D_fdc_trk)) - 1, 8)); -- update
track register
239                     end if;
240                     sStepDir <= '0';
241                     bIRQ <= '1'; -- set Interrupt (probably wait some time)
242                 elsif Dio(7 downto 5) = "100" then -- '8x, 9x'      ### Read ###
243                     bWFLT_HLD <= '1'; -- set Head Load Flag
244                     bBUSY <= '1'; -- set BUSY Flag
245                 elsif Dio(7 downto 5) = "101" then -- 'Ax, Bx'      ### Write ###
246                     bWFLT_HLD <= '1'; -- set Head Load Flag
247                     bBUSY <= '1'; -- set BUSY Flag
248                 elsif Dio(7 downto 0) = "11000100" then -- 'C4' Read Address
249                 elsif Dio(7 downto 1) = "1110010" then -- 'E4' Read Track
250                 elsif Dio(7 downto 0) = "11110100" then -- 'F4' Write Track
251                 elsif Dio(7 downto 4) = "1101" then -- 'Dx'          ### Force Interrupt (Reset busy) ###
252                     bBUSY <= '0'; -- reset BUSY Flag
253                     bIRQ <= '0';
254                 end if;
255                 when "01" =>
256                     D_fdc_trk <= Dio;
257                 when "10" =>
258                     D_fdc_sec <= Dio;
259                 when "11" =>
260                     D_fdc_dat <= Dio;
261             end case;
262         end if;
263     end if;
264     end process;
265     As(19) <= ncs; -- Pin 2
266     --As(19) <= spi_new_data; -- Pin 2
267     As(17) <= nBSY_Read; -- Pin 4

```

```
267 As(15) <= ucDAT_Read;    -- Pin 6
268
269 end Behavioral;
```