2.2.2 Memory map and register boundary addresses




Figure 2. Memory map

All the memory map areas that are not allocated to on-chip memories and peripherals are considered "Reserved". For the detailed mapping of available memory and register areas, refer to the following table.

The following table gives the boundary addresses of the peripherals available in the devices.

Table 1. STM32F446xx register boundary addresses

Boundary address	Peripheral	Bus	Register map
0xA000 0000 - 0xA000 0FFF	FMC control register	AHB3	Section 11.8.6: FMC register map on page 323
0xA000 1000 - 0xA000 1FFF	QUADSPI register	AHB3	Section 12.5.14: QUADSPI register map on page 354



Table 1. STM32F446xx register boundary addresses (continued)

Boundary address	Peripheral	Bus	Register map
0x5005 0000 - 0x5005 03FF	DCMI	AHB2	Section 15.5.12: DCMI register map on page 447
0x5000 0000 - 0x5003 FFFF	USB OTG FS	AHB2	Section 31.15.64: OTG_FS/OTG_HS register map on page 1205
0x4004 0000 - 0x4007 FFFF	USB OTG HS		Section 31.15.64: OTG_FS/OTG_HS register map on page 1205
0x4002 6400 - 0x4002 67FF	DMA2		Section 9.5.11: DMA register map on page 235
0x4002 6000 - 0x4002 63FF	DMA1		Section 9.5.11. DiviA register map on page 255
0x4002 4000 - 0x4002 4FFF	BKPSRAM	AHB1	-
0x4002 3C00 - 0x4002 3FFF	Flash interface register		Section 3.8: Flash interface registers on page 80
0x4002 3800 - 0x4002 3BFF	RCC		Section 6.3.28: RCC register map on page 172
0x4002 3000 - 0x4002 33FF	CRC		Section 4.4.4: CRC register map on page 91
0x4002 1C00 - 0x4002 1FFF	GPIOH		
0x4002 1800 - 0x4002 1BFF	GPIOG		
0x4002 1400 - 0x4002 17FF	GPIOF		
0x4002 1000 - 0x4002 13FF	GPIOE	ALIDA	Section 7.4.44. ODIO register man on page 402
0x4002 0C00 - 0x4002 0FFF	GPIOD	AHB1	Section 7.4.11: GPIO register map on page 193
0x4002 0800 - 0x4002 0BFF	GPIOC		
0x4002 0400 - 0x4002 07FF	GPIOB		
0x4002 0000 - 0x4002 03FF	GPIOA		
0x4001 5C00 - 0x4001 5FFF	SAI2	ADDO	Continue 20 F 40: CAL register many on page 205
0x4001 5800 - 0x4001 5BFF	SAI1	APB2	Section 28.5.18: SAI register map on page 985
0x4001 4800 - 0x4001 4BFF	TIM11		
0x4001 4400 - 0x4001 47FF	TIM10		Section 18.5.12: TIM10/11/13/14 register map on page 626
0x4001 4000 - 0x4001 43FF	TIM9	APB2	page 526
0x4001 3C00 - 0x4001 3FFF	EXTI	7 52	Section 10.3.7: EXTI register map on page 250
0x4001 3800 - 0x4001 3BFF	SYSCFG		Section 8.2.9: SYSCFG register maps on page 202
0x4001 3400 - 0x4001 37FF	SPI4	APB2	Section 26.7.10: SPI register map on page 896
0x4001 3000 - 0x4001 33FF	SPI1		Section 26.7.10: SPI register map on page 896
0x4001 2C00 - 0x4001 2FFF	SDMMC	-	Section 29.8.16: SDIO register map on page 1044
0x4001 2000 - 0x4001 23FF	ADC1 - ADC2 - ADC3		Section 13.14: ADC register map on page 399
0x4001 1400 - 0x4001 17FF	USART6	APB2	Section 25.6.8: USART register map on page 845
0x4001 1000 - 0x4001 13FF	USART1		Section 25.6.6. USAKT register map on page 845
0x4001 0400 - 0x4001 07FF	TIM8		Section 16.4.21: TIM1&TIM8 register map on
0x4001 0000 - 0x4001 03FF	TIM1		page 518

58/1347 RM0390 Rev 6

Table 1. STM32F446xx register boundary addresses (continued)

Boundary address	Peripheral	Bus	Register map	
0x4000 7400 - 0x4000 77FF	DAC		Section 14.5.15: DAC register map on page 423	
0x4000 7000 - 0x4000 73FF	PWR		Section 5.5: PWR register map on page 115	
0x4000 6C00 - 0x4000 6FFF	HDMI-CEC		Section 32.7.7: HDMI-CEC register map on page 1300	
0x4000 6800 - 0x4000 6BFF	CAN2		Section 30.9.5: bxCAN register map on page 1086	
0x4000 6400 - 0x4000 67FF	CAN1		Section 50.9.5. bxCAN register map on page 10	
0x4000 5C00 - 0x4000 5FFF	I2C3		Section 24.6.11: I2C register map on page 793	
0x4000 5800 - 0x4000 5BFF	I2C2			
0x4000 5400 - 0x4000 57FF	I2C1			
0x4000 5000 - 0x4000 53FF	UART5			
0x4000 4C00 - 0x4000 4FFF	UART4		Section 25.6.8: USART register map on page 845	
0x4000 4800 - 0x4000 4BFF	USART3		Section 25.0.6. USART register map on page 645	
0x4000 4400 - 0x4000 47FF	USART2			
0x4000 4000 - 0x4000 43FF	SPDIF-RX	APB1	Section 27.5.10: SPDIFRX interface register map on page 931	
0x4000 3C00 - 0x4000 3FFF	SPI3 / I2S3	,	Section 26.7.10: SPI register map on page 896	
0x4000 3800 - 0x4000 3BFF	SPI2 / I2S2		Section 20.7.10. SETTEGISTER map on page 696	
0x4000 3000 - 0x4000 33FF	IWDG		Section 20.4.5: IWDG register map on page 645	
0x4000 2C00 - 0x4000 2FFF	WWDG		Section 21.6.4: WWDG register map on page 652	
0x4000 2800 - 0x4000 2BFF	RTC & BKP Registers		Section 22.6.21: RTC register map on page 690	
0x4000 2000 - 0x4000 23FF	TIM14			
0x4000 1C00 - 0x4000 1FFF	TIM13		Section 18.5.12: TIM10/11/13/14 register map on page 626	
0x4000 1800 - 0x4000 1BFF	TIM12		1	
0x4000 1400 - 0x4000 17FF	TIM7		Section 19.4.9: TIM6&TIM7 register map on	
0x4000 1000 - 0x4000 13FF	TIM6		page 639	
0x4000 0C00 - 0x4000 0FFF	TIM5			
0x4000 0800 - 0x4000 0BFF	TIM4		Section 17.4.21: TIMx register map on page 579	
0x4000 0400 - 0x4000 07FF	TIM3		Section 17.4.21. Third register map on page 579	
0x4000 0000 - 0x4000 03FF	TIM2			



RM0390 Rev 6 59/1347

2.2.3 Embedded SRAM

The STM32F446xx feature 4 Kbytes of backup SRAM (see Section 5.1.2: Battery backup domain) plus 128 Kbytes of system SRAM.

The embedded SRAM can be accessed as bytes, half-words (16 bits) or full words (32 bits). Read and write operations are performed at CPU speed with 0 wait state. The embedded SRAM is divided into up to two blocks:

SRAM1 and SRAM2 mapped at address 0x2000 0000 and accessible by all AHB masters.

The AHB masters support concurrent SRAM accesses (from the USB OTG HS): for instance, the USB OTG HS can read/write from/to SRAM2 while the CPU is reading/writing from/to SRAM1.

The CPU can access the SRAM1 and SRAM2 through the System bus or through the I-Code/D-Code buses when boot from SRAM is selected or when physical remap is selected (Section 8.2.1: SYSCFG memory remap register (SYSCFG MEMRMP) in the SYSCFG controller). To get the maximum performance on SRAM execution, physical remap should be selected (boot or software selection).

2.2.4 Flash memory overview

The Flash memory interface manages CPU AHB I-Code and D-Code accesses to the Flash memory. It implements the erase and program Flash memory operations and the read and write protection mechanisms. It accelerates code execution with a system of instruction prefetch and cache lines.

The Flash memory is organized as follows:

- A main memory block divided into sectors.
- System memory from which the device boots in System memory boot mode
- 512 OTP (one-time programmable) bytes for user data.
- Option bytes to configure read and write protection, BOR level, watchdog software/hardware and reset when the device is in Standby or Stop mode.

Refer to Section 3: Embedded Flash memory interface for more details.

2.2.5 Bit banding

The Cortex®-M4 with FPU memory map includes two bit-band regions. These regions map each word in an alias region of memory to a bit in a bit-band region of memory. Writing to a word in the alias region has the same effect as a read-modify-write operation on the targeted bit in the bit-band region.

In the STM32F446xx devices both the peripheral registers and the SRAM are mapped to a bit-band region, so that single bit-band write and read operations are allowed. The operations are only available for Cortex®-M4 with FPU accesses, and not from other bus masters (e.g. DMA).

60/1347 RM0390 Rev 6



A mapping formula shows how to reference each word in the alias region to a corresponding bit in the bit-band region. The mapping formula is:

bit_word_addr = bit_band_base + (byte_offset x 32) + (bit_number x 4)
where:

- bit_word_addr is the address of the word in the alias memory region that maps to the targeted bit
- bit_band_base is the starting address of the alias region
- byte_offset is the number of the byte in the bit-band region that contains the targeted bit
- bit_number is the bit position (0-7) of the targeted bit

Example

The following example shows how to map bit 2 of the byte located at SRAM address 0x20000300 to the alias region:

0x22006008 = 0x22000000 + (0x300*32) + (2*4)

Writing to address 0x22006008 has the same effect as a read-modify-write operation on bit 2 of the byte at SRAM address 0x20000300.

Reading address 0x22006008 returns the value (0x01 or 0x00) of bit 2 of the byte at SRAM address 0x20000300 (0x01: bit set; 0x00: bit reset).

For more information on bit-banding, refer to the *Cortex*[®]-M4 with FPU *programming manual* (see *Related documents on page 1*).

2.3 Boot configuration

Due to its fixed memory map, the code area starts from address 0x0000 0000 (accessed through the ICode/DCode buses) while the data area (SRAM) starts from address 0x2000 0000 (accessed through the system bus). The Cortex®-M4 with FPU CPU always fetches the reset vector on the ICode bus, which implies to have the boot area available only in the code area (typically, Flash memory). STM32F446xx microcontrollers implement a special mechanism to be able to boot from other memories (like the internal SRAM).

In the STM32F446xx, three different boot modes can be selected through the BOOT[1:0] pins as shown in *Table 2*.

Boot mode selection pins **Boot mode Aliasing** BOOT1 **BOOT0** 0 Main Flash memory Main Flash memory is selected as the boot area 0 1 System memory System memory is selected as the boot area 1 1 Embedded SRAM Embedded SRAM is selected as the boot area

Table 2. Boot modes

The values on the BOOT pins are latched on the 4th rising edge of SYSCLK after a reset. It is up to the user to set the BOOT1 and BOOT0 pins after reset to select the required boot mode.



RM0390 Rev 6 61/1347

BOOT0 is a dedicated pin while BOOT1 is shared with a GPIO pin. Once BOOT1 has been sampled, the corresponding GPIO pin is free and can be used for other purposes.

The BOOT pins are also resampled when the device exits the Standby mode. Consequently, they must be kept in the required Boot mode configuration when the device is in the Standby mode. After this startup delay is over, the CPU fetches the top-of-stack value from address 0x0000 0000, then starts code execution from the boot memory starting from 0x0000 0004.

Note:

When the device boots from SRAM, in the application initialization code, you have to relocate the vector table in SRAM using the NVIC exception table and the offset register.

Embedded bootloader

The embedded bootloader mode is used to reprogram the Flash memory using one of the following serial interfaces:

- USART
- CAN2
- I2C
- SPI
- USB OTG FS in Device mode (DFU: device firmware upgrade).

The USART peripherals operate at the internal 16 MHz oscillator (HSI) frequency, while the CAN and USB OTG FS require an external clock (HSE) multiple of 1 MHz (ranging from 4 to 26 MHz).

The embedded bootloader code is located in system memory. It is programmed by ST during production. For additional information, refer to application note AN2606.

Physical remap in STM32F446xx

Once the boot pins are selected, the application software can modify the memory accessible in the code area (in this way the code can be executed through the ICode bus in place of the System bus). This modification is performed by programming the Section 8.2.1: SYSCFG memory remap register (SYSCFG_MEMRMP) in the SYSCFG controller.

The following memories can thus be remapped:

- Main Flash memory
- System memory
- Embedded SRAM1 (112 KB)
- FMC bank 1 (NOR/PSRAM 1 and 2)
- FMC SDRAM bank 1

Table 3. Memory mapping vs. Boot mode/physical remap in STM32F446xx

Addresses	Boot/Remap in main Flash memory	Boot/Remap in embedded SRAM	Boot/Remap in System memory	Remap in FMC
0x2001 C000 - 0x2001 FFFF	SRAM2 (16 KB)	SRAM2 (16 KB)	SRAM2 (16 KB)	SRAM2 (16 KB)
0x2000 0000 - 0x2001 BFFF	SRAM1 (112 KB)	SRAM1 (112 KB)	SRAM1 (112 KB)	SRAM1 (112 KB)
0x1FFF 0000 - 0x1FFF 77FF	System memory	System memory	System memory	System memory
0x0810 0000 - 0x0FFF FFFF	Reserved	Reserved	Reserved	Reserved
0x0800 0000 - 0x081F FFFF	Flash memory	Flash memory	Flash memory	Flash memory

62/1347 RM0390 Rev 6



Table 3. Memory mapping vs. Boot mode/physical remap in STM32F446xx (continued)

Addresses	Boot/Remap in main Flash memory	Boot/Remap in embedded SRAM	Boot/Remap in System memory	Remap in FMC	
0x0400 0000 - 0x07FF FFFF	Reserved	Reserved	Reserved	FMC bank 1 NOR/PSRAM 2 (128 MB Aliased)	
0x0000 0000 - 0x001F FFFF ⁽¹⁾⁽²⁾	Flash (512 KB) Aliased	SRAM1 (112 KB) Aliased	System memory (30 KB) Aliased	FMC bank 1 NOR/PSRAM 1 (128 MB Aliased) or FMC SDRAM bank 1 (128 MB Aliased)	

When the FMC is remapped at address 0x0000 0000, only the first two regions of bank 1 memory controller (bank 1 NOR/PSRAM 1 and NOR/PSRAM 2) or SDRAM bank 1 can be remapped. In remap mode, the CPU can access the external memory via ICode bus instead of System bus which boosts up the performance.



RM0390 Rev 6 63/1347

^{2.} Even when aliased in the boot memory space, the related memory is still accessible at its original memory space.