# University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science

EECS151/251A - LB, Spring 2021

# Project Specification: RISCV151

# Version 1.0

# Contents

1	$\mathbf{Intr}$	oduction	4
	1.1	Tentative Deadlines	4
	1.2	General Project Tips	4
2	Che	<b>F</b>	5
	2.1		5
	2.2		5
	2.3	Project Skeleton Overview	6
	2.4	RISC-V 151 ISA	7
		2.4.1 CSR Instructions	7
	2.5	Pipelining	7
	2.6	Hazards	9
	2.7	Register File	9
	2.8	RAMs	9
		2.8.1 Initialization	9
		2.8.2 Endianness + Addressing	9
		e de la companya de	0
			0
	2.9		1
		· · · · · · · · · · · · · · · · · · ·	1
		· · · · · · · · · · · · · · · · · · ·	1
			2
			2
	2.10	•	3
		0	4
			4
			5
		· · · · · · · · · · · · · · · · · · ·	5
			6
	0		6
			7
	2.16	BIOS and Programming your CPU	
		Target Clock Frequency	
			9

	2.19	How to Survive This Checkpoint	20
		2.19.1 How To Get Started	20
	2.20	Checkoff	22
		2.20.1 Checkpoint 1: Block Diagram	22
	2.21	Questions	22
			23
		2.21.2 Checkpoints 1 & 2 Deliverables Summary	$\frac{1}{24}$
3	Che	eckpoint 3 - Hardware-Accelerated Convolutional Neural Network	25
	3.1	Checkpoint Overview	25
		3.1.1 LeNet	25
		3.1.2 New files	26
		3.1.3 High-level Overview of the Full System	27
		3.1.4 ARM Baremetal Application	28
	3.2	Software Implementation	28
		3.2.1 conv3D	29
		3.2.2 maxpool2D	30
		3.2.3 fconn	30
	3.3	Naive conv3D: Sources of Inefficiency	31
	3.4	AXI Bus Interface	31
		3.4.1 Read Interface Channels	32
		3.4.2 Write Interface Channels	33
	3.5	Vivado Block Design with Zynq Processing System (PS)	35
	3.6	System Integration with Riscv151	36
		3.6.1 Memory-mapped IO (MMIO) Registers of the DMA Controller and the Accelerator	36
		3.6.2 Integrating DMA Controller with CPU Data Memory	36
	3.7	LeNet Demo software code	37
	3.8	Steps to Complete Checkpoint 3	38
	3.9	Resources and Suggestions for Accelerator design	41
	3.10		46
4	Fina	al Checkpoint - Optimization	47
		Grading on Optimization: Frequency vs. CPI	47
	4.2	Clock Generation Info + Changing Clock Frequency	47
	4.3	Critical Path Identification	48
		4.3.1 Schematic View	48
		4.3.2 Finding Actual Critical Paths	49
	4.4	Optimization Tips	49
5	Gra	ding and Extra Credit	<b>5</b> 0
	5.1	Checkpoints	50
	5.2	Style: Organization, Design	50
	5.3	Final Project Report	50
		5.3.1 Report Details	50
	5 4	Extra Credit	51

	5.5 Project	Grading									•				•		•		•		•		51
A	Local Deve																						53
	A.1 Linux																						53
	A.2 OSX, V																						
В	BIOS																					5	53
	B.1 Backgr	ound																					53
	B.2 Loadin																						
	B.3 Loadin	g Your Ow	n Progra	ams .																			54
	B.4 The Bl	OS Progra	m																				55
	B.5 The U.	ART																					56
	B.6 Comm	and List .																					57
	B.7 Adding	g Your Own	n Feature	es .																			57
$\mathbf{C}$	Debugging	with Viv	ado Int	egra	$\mathbf{ted}$	$\mathbf{Log}$	ic A	Ana	alyz	zer												5	58
D	Using Viva	ado IP Int	tegrato	for	Blo	ck I	)esi	gn	wi	$\mathbf{th}$	$\mathbf{Z}\mathbf{y}$	'nq	P	coc	es	sin	$\mathbf{g}$	$\mathbf{S}\mathbf{y}$	${ m st}\epsilon$	m		6	<b>j</b> 4

# 1 Introduction

The goal of this project is to familiarize EECS151/251A students with the methods and tools of digital design. Working alone or in a team of two, you will design and implement a 3-stage pipelined RISC-V CPU with a UART for tethering. Afterwards, you will build a hardware accelerator to accelerate a small Convolutional Neural Network and do a system integration with your RISC-V CPU.

Finally, you will optimize your CPU for performance (maximizing the Iron Law) and cost (FPGA resource utilization).

You will use Verilog to implement this system, targeting the Xilinx PYNQ platform (a PYNQ-Z1 development board with a Zynq 7000-series FPGA). The project will give you experience designing with RTL descriptions, resolving hazards in a simple pipeline, building interfaces, and teach you how to approach system-level optimization.

In tackling these challenges, your first step will be to map the high level specification to a design which can be translated into a hardware implementation. After that, you will produce and debug that implementation. These first steps can take significant time if you have not thought out your design prior to trying implementation.

As in previous semesters, your EECS151/251A project is probably the largest project you have faced so far here at Berkeley. Good time management and good design organization is critical to your success.

# 1.1 Tentative Deadlines

The following is a brief description of each checkpoint and approximately how many weeks will be alloted to each one. Note that this schedule is tentative and is subjected to change as the semester progresses.

- Mar 17, 2021 Checkpoint 1 (1 week) Draw a schematic of your processor's datapath and pipeline stages, and provide a brief writeup of your answers to the questions in 2.21. In addition, push all of your IO-circuit Verilog modules that you have implemented in the labs to your assigned Github repository under hardware/src/io\_circuits (see 2.2). Also commit your design documents (block diagram + writeup) to docs.
- April 14, 2021 Checkpoint 2 (4 weeks) Implement a fully functional RISC-V processor core in Verilog. Your processor core should be able to run the **mmult** demo successfully.
- May 05, 2021 Checkpoint 3 (3 weeks) Implement an IO memory-mapped hardware-accelerated Convolutional Neural Network for LeNet inference.
- May 05, 2021 Final Checkoff + Demo Final processor optimization and checkoff
- May 08, 2021 Project Report Final report due

# 1.2 General Project Tips

Document your project as you go. You should comment your Verilog and keep your diagrams up to date. Aside from the final project report (you will need to turn in a report documenting your

project), you can use your design documents to help the debugging process.

Finish the required features first. Attempt extra features after everything works well. If your submitted project does not work by the final deadline, you will not get any credit for any extra credit features you have implemented.

This project, as has been done in past semesters, will be divided into checkpoints. The following sections will specify the objectives for each checkpoint.

# 2 Checkpoints 1 & 2 - 3-stage Pipelined RISC-V CPU

The first checkpoint in this project is designed to guide the development of a three-stage pipelined RISC-V CPU that will be used as a base system in subsequent checkpoints.

# 2.1 Setting up your Code Repository

The project skeleton files are available on Github. The suggested way for initializing your repository with the skeleton files is as follows:

```
git clone git@github.com:EECS150/project_skeleton_sp21.git cd project_skeleton_sp21 git remote add my-repo git@github.com:EECS150/sp21_teamXX.git git push my-repo main
```

Then reclone your repo and add the skeleton repo as a remote:

```
cd ..
rm -rf project_skeleton_sp21
git clone git@github.com:EECS150/sp21_teamXX.git
cd sp21_teamXX
git remote add staff git@github.com:EECS150/project_skeleton_sp21.git
```

To pull project updates from the skeleton repo, run git pull staff main.

To get a team repo, fill the Google form with your team information (names, Github logins). Only one person in a team is required to fill the form.

You should check frequently for updates to the skeleton files. Whenever you resume your work on the project, it is highly suggested that you do git pull from the skeleton repo to get the latest update. Update announcements will be posted to Piazza.

# 2.2 Integrate Designs from Labs

You should copy some modules you designed from the labs. We suggest you keep these with the provided source files in hardware/src/io\_circuits (overwriting any provided skeletons).

# Copy these files from the labs:

```
debouncer.v
synchronizer.v
edge_detector.v
```

# fifo.v uart\_transmitter.v

# 2.3 Project Skeleton Overview

#### • hardware

#### - src

- \* z1top.v: Top level module. The RISC-V CPU is instantiated here.
- \* riscv\_core/Riscv151.v: All of your CPU datapath and control should be contained in this file.
- \* io\_circuits: Your IO circuits from previous lab exercises.
- \* EECS151.v: Our EECS151-SP21 library file of register and memory modules. You are expected to use these modules for your sequential logic.

#### - sim

- \* Riscv151\_testbench.v: Starting point for testing your CPU. The testbench checks if your CPU can execute all the RV32I instructions (including CSR ones) correctly, and can handle some simple hazards. You should make sure that your CPU implementation passes this testbench before moving on.
- \* assembly\_testbench.v: The testbench works with the software in software/assembly\_tests.
- \* isa\_testbench.v: The testbench works with the RISC-V ISA test suite in software/riscv-isa-tests.

The testbench only runs one test at a time. To run multiple tests, use the script we provide (see 2.14). There is a total of 38 ISA tests in the test suite.

- echo\_testbench.v: The testbench works with the software in software/echo. The CPU reads a character sent from the serial rx line and echoes it back to the serial tx line.
- bios\_testbench.v: The testbench works with the BIOS program. The testbench checks if your CPU can execute the instructions stored in the BIOS memory. The testbench also emulates user input sent over the serial rx line, and checks the BIOS message output obtained from the serial tx line.
- software\_testbench.v: The testbench works with some software programs in software/.
   This is an extra test for debugging.
- c\_testbench.v: The testbench works with the software in software/c\_test. This is an extra test for debugging.

#### • software

- bios151v3: The BIOS program, which allows us to interact with our CPU via the UART. You need to compile it before creating a bitstream or running a simulation.

- echo: The echo program, which emulates the echo test of Lab 5 in software.
- assembly\_tests: Use this as a template to write assembly tests for your processor designed to run in simulation.
- c\_example: Use this as an example to write C programs.
- riscv-isa-tests: A comprehensive test suite for your CPU. Available after doing git submodule (see 2.14).
- mmult: This is a program to be run on the FPGA for Checkpoint 2. It generates 2 matrices and multiplies them. Then it returns a checksum to verify the correct result.

To compile software go into a program directory and run make. To build a bitstream run make write-bitstream in hardware.

# 2.4 RISC-V 151 ISA

Table 1 contains all of the instructions your processor is responsible for supporting. It contains most of the instructions specified in the RV32I Base Instruction set, and allows us to maintain a relatively simple design while still being able to have a C compiler and write interesting programs to run on the processor. For the specific details of each instruction, refer to sections 2.2 through 2.6 in the RISC-V Instruction Set Manual.

# 2.4.1 CSR Instructions

You will have to implement 2 CSR instructions to support running the standard RISC-V ISA test suite. A CSR (or control status register) is some state that is stored independent of the register file and the memory. While there are 2<sup>12</sup> possible CSR addresses, you will only use one of them (tohost = 0x51E). The tohost register is monitored by the RISC-V ISA testbench (isa\_testbench.v), and simulation ends when a non-zero value is written to this register. A CSR value of 1 indicates success, and a value greater than 1 indicates which test failed.

There are 2 CSR related instructions that you will need to implement:

- 1. csrw tohost,x2 (short for csrrw x0,csr,rs1 where csr = 0x51E)
- 2. csrwi tohost,1 (short for csrrwi x0,csr,uimm where csr = 0x51E)

csrw will write the value from rs1 into the addressed CSR. csrwi will write the immediate (stored in the rs1 field in the instruction) into the addressed CSR. Note that you do not need to write to rd (writing to x0 does nothing), since the CSR instructions are only used in simulation.

# 2.5 Pipelining

Your CPU must implement this instruction set using a 3-stage pipeline. The division of the datapath into three stages is left unspecified as it is an important design decision with significant performance implications. We recommend that you begin the design process by considering which elements of the datapath are synchronous and in what order they need to be placed. After determining the design blocks that require a clock edge, consider where to place asynchronous blocks to minimize

Table 1: RISC-V ISA

	31	27	26	25	24	2	20	19	15	14	12	11	7	6	0	
		funct7				rs2		rsi	1	fun	ct3		rd	opo	code	R-type
		ir	nm[	11:(	)]			rsi	1	fun	ct3		rd	opo	code	I-type
	iı	nm[11:	5]			rs2		rsi	1	fun	ct3	imn	n[4:0]	opo	code	S-type
	im	m[12 10]	):5]			rs2		rsi	1	fun	ct3	imm	4:1 11]	opo	code	B-type
					$_{ m im}$	m[31:1]	2]						rd	opo	code	U-type
imm[20 10:1 11 19]						0:12]					rd	opo	code	J-type		

# RV32I Base Instruction Set

	imm[31:12]			rd	0110111	LUI
	imm[31:12]	rd	0010111	AUIPC		
	n[20 10:1 11 1	9:12]		rd	1101111	JAL
imm[11:0	,	rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11:0	,	rs1	000	rd	0000011	LB
imm[11:0	,	rs1	001	rd	0000011	LH
imm[11:0	1	rs1	010	rd	0000011	LW
imm[11:0	1	rs1	100	rd	0000011	LBU
imm[11:0	1	rs1	101	rd	0000011	LHU
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:0	1	rs1	000	rd	0010011	ADDI
imm[11:0	1	rs1	010	rd	0010011	SLTI
imm[11:0	1	rs1	011	rd	0010011	SLTIU
imm[11:0	,	rs1	100	rd	0010011	XORI
imm[11:0	,	rs1	110	rd	0010011	ORI
imm[11:0		rs1	111	rd	0010011	ANDI
0000000	shamt	rs1	001	rd	0010011	SLLI
0000000	shamt	rs1	101	rd	0010011	SRLI
0100000	shamt	rs1	101	rd	0010011	SRAI
0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU
0000000	rs2	rs1	100	rd	0110011	XOR
0000000	rs2	rs1	101	rd	0110011	SRL
0100000	rs2	rs1	101	rd	0110011	SRA
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND

# $\mathrm{RV}32/\mathrm{RV}64$ Zicsr Standard Extension

csr	rs1	001	rd	1110011	CSRRW
csr	uimm	101	rd	1110011	CSRRWI

the critical path. The RAMs we are using for the data, instruction, and BIOS memories are both synchronous read and synchronous write.

# 2.6 Hazards

As you have learned in lecture, pipelines create hazards. Your design will have to resolve both control and data hazards. You must resolve data hazards by implementing forwarding whenever possible. This means that you must forward data from your data memory instead of stalling your pipeline or injecting NOPs. All data hazards can be resolved by forwarding in a three-stage pipeline.

You'll have to deal with the following types of hazards:

- 1. **Read-after-write data hazards** Consider carefully how to handle instructions that depend on a preceding load instruction, as well as those that depend on a previous arithmetic instruction.
- 2. Control hazards What do you do when you encounter a branch instruction, a jal (jump and link), or jalr (jump from register and link)? You will have to choose whether to predict branches as taken or not taken by default and kill instructions that weren't supposed to execute if needed. You can begin by resolving branches by stalling the pipeline, and when your processor is functional, move to naive branch prediction.

# 2.7 Register File

We have provided a register file module for you in EECS151.v: ASYNC\_RAM\_1W2R. The register file has two asynchronous-read ports and one synchronous-write port (positive edge). In addition, you should ensure that register 0 is not writable in your own logic, i.e. reading from register 0 always returns 0.

# 2.8 RAMs

In this project, we will be using some memory blocks defined in EECS151.v to implement memories for the processor. As you may recall in previous lab exercises, the memory blocks can be either synthesized to Block RAMs or LUTRAMs on FPGA. For the project, our memory blocks will be mapped to Block RAMs. Therefore, read and write to memory are synchronous.

#### 2.8.1 Initialization

For synthesis, the BIOS memory is initialized with the contents of the BIOS program, and the other memories are zeroed out.

For simulation, the provided testbenches initialize the BIOS memory with a program specified by the testbench (see sim/assembly\_testbench.v).

# 2.8.2 Endianness + Addressing

The instruction and data RAMs have 16384 32-bit rows, as such, they accept 14 bit addresses. The RAMs are **word-addressed**; this means that every unique 14 bit address refers to one 32-bit row (word) of memory.

However, the memory addressing scheme of RISC-V is **byte-addressed**. This means that every unique 32 bit address the processor computes (in the ALU) points to one 8-bit byte of memory.

We consider the bottom 16 bits of the computed address (from the ALU) when accessing the RAMs. The top 14 bits are the word address (for indexing into one row of the block RAM), and the bottom two are the byte offset (for indexing to a particular byte in a 32 bit row).




Figure 1: Block RAM organization. The labels for row address should read 14'h0 and 14'h1.

Figure 1 illustrates the 14-bit word addresses and the two bit byte offsets. Observe that the RAM organization is **little-endian**, i.e. the most significant byte is at the most significant memory address (offset '11').

# 2.8.3 Reading from RAMs

Since the RAMs have 32-bit rows, you can only read data out of the RAM 32-bits at a time. This is an issue when executing an 1h or 1b instruction, as there is no way to indicate which 8 or 16 of the 32 bits you want to read out.

Therefore, you will have to shift and mask the output of the RAM to select the appropriate portion of the 32-bits you read out. For example, if you want to execute a lbu on a byte address ending in 2'b10, you will only want bits [23:16] of the 32 bits that you read out of the RAM (thus storing {24'b0, output [23:16]} to a register).

# 2.8.4 Writing to RAMs

To take care of sb and sh, note that the we input to the instruction and data memories is 4 bits wide. These 4 bits are a byte mask telling the RAM which of the 4 bytes to actually write to. If we={4'b1111}, then all 32 bits passed into the RAM would be written to the address given.

Here's an example of storing a single byte:

- Write the byte 0xa4 to address 0x10000002 (byte offset = 2)
- Set we =  $\{4'b0100\}$
- Set din = {32'hxx\_a4\_xx\_xx} (x means don't care)

# 2.9 Memory Architecture

The standard RISC pipeline is usually depicted with separate instruction and data memories. Although this is an intuitive representation, it does not let us modify the instruction memory to run new programs. Your CPU, by the end of this checkpoint, will be able to receive compiled RISC-V binaries though the UART, store them into instruction memory, then jump to the downloaded program. To facilitate this, we will adopt a modified memory architecture shown in Figure 2.




Figure 2: The Riscv151 memory architecture. There is only 1 IMEM and DMEM instance in Riscv151 but their ports are shown separately in this figure for clarity. The left half of the figure shows the instruction fetch logic and the right half shows the memory load/store logic.

# 2.9.1 Summary of Memory Access Patterns

The memory architecture will consist of three RAMs (instruction, data, and BIOS). The RAMs are memory resources (block RAMs) contained within the FPGA chip, and no external (off-chip, DRAM) memory will be used for this project.

The processor will begin execution from the BIOS memory, which will be initialized with the BIOS program (in software/bios151v3). The BIOS program should be able to read from the BIOS memory (to fetch static data and instructions), and read and write the instruction and data memories. This allows the BIOS program to receive user programs over the UART from the host PC and load them into instruction memory.

You can then instruct the BIOS program to jump to an instruction memory address, which begins execution of the program that you loaded. At any time, you can press the reset button on the board to return your processor to the BIOS program.

# 2.9.2 Unaligned Memory Accesses

In the official RISC-V specification, unaligned loads and stores are supported. However, in your project, you can ignore instructions that request an unaligned access. Assume that the compiler will never generate unaligned accesses.

# 2.9.3 Address Space Partitioning

Your CPU will need to be able to access multiple sources for data as well as control the destination of store instructions. In order to do this, we will partition the 32-bit address space into four regions: data memory read and writes, instruction memory writes, BIOS memory reads, and memory-mapped I/O. This will be encoded in the top nibble (4 bits) of the memory address generated in load and store operations, as shown in Table 2. In other words, the target memory/device of a load or store instruction is dependent on the address. The reset signal should reset the PC to the value defined by the parameter RESET\_PC which is by default the base of BIOS memory (0x40000000).

Address[31:28]	Address Type	Device	Access	Notes
4'b00x1	Data	Data Memory	Read/Write	
4'b0001	PC	Instruction Memory	Read-only	
4'b001x	Data	Instruction Memory	Write-Only	Only if $PC[30] == 1$ 'b1
4'b0100	PC	BIOS Memory	Read-only	
4'b0100	Data	BIOS Memory	Read-only	
4'b1000	Data	I/O	Read/Write	

Table 2: Memory Address Partitions

Each partition specified in Table 2 should be enabled based on its associated bit in the address encoding. This allows operations to be applied to multiple devices simultaneously, which will be used to maintain memory consistency between the data and instruction memory.

For example, a store to an address beginning with 0x3 will write to both the instruction memory and data memory, while storing to addresses beginning with 0x2 or 0x1 will write to only the instruction or data memory, respectively. For details about the BIOS and how to run programs on your CPU, see Section 2.16.

Please note that a given address could refer to a different memory depending on which address type it is. For example the address 0x10000000 refers to the data memory when it is a data address while a program counter value of 0x10000000 refers to the instruction memory.

The note in the table above (referencing PC[30]), specifies that you can only write to instruction memory if you are currently executing in BIOS memory. This prevents programs from being self-modifying, which would drastically complicate your processor.

# 2.9.4 Memory Mapped I/O

At this stage in the project the only way to interact with your CPU is through the UART. The UART from Lab 5 accomplishes the low-level task of sending and receiving bits from the serial lines, but you will need a way for your CPU to send and receive bytes to and from the UART. To accomplish this, we will use memory-mapped I/O, a technique in which registers of I/O devices are assigned memory addresses. This enables load and store instructions to access the I/O devices as if they were memory.

To determine CPI (cycles per instruction) for a given program, the I/O memory map is also used to include instruction and cycle counters.

Table 3 shows the memory map for this stage of the project.

Table 3: I/O Memory Map

Address	Function	Access	Data Encoding
32'h80000004	UART control UART receiver data	Read Read	{30'b0, uart_rx_data_out_valid, uart_tx_data_in_ready} {24'b0, uart_rx_data_out}
	UART transmitter data	Write	{24'b0, uart_tx_data_in}
	Cycle counter Instruction counter Reset counters to 0	Read Read Write	Clock cycles elapsed Number of instructions executed N/A

You will need to determine how to translate the memory map into the proper ready-valid handshake signals for the UART. Your UART should respond to sw, sh, and sb for the transmitter data address, and should also respond to lw, lh, lb, lhu, and lbu for the receiver data and control addresses.

You should treat I/O such as the UART just as you would treat the data memory. This means that you should assert the equivalent write enable (i.e. valid) and data signals at the end of the execute stage, and read in data during the memory stage. The CPU itself should not check the uart\_rx\_data\_out\_valid and uart\_tx\_data\_in\_ready signals; this check is handled in software. The CPU needs to drive uart\_rx\_data\_out\_ready and uart\_tx\_data\_in\_valid correctly.

The cycle counter should be incremented every cycle, and the instruction counter should be incremented for every instruction that is committed (you should not count bubbles injected into the pipeline or instructions run during a branch mispredict). From these counts, the CPI of the processor can be determined for a given benchmark program.

# 2.10 Testing

The design specified for this project is a complex system and debugging can be very difficult without tests that increase visibility of certain areas of the design. In assigning partial credit at the end for incomplete projects, we will look at testing as an indicator of progress. A reasonable order in which to complete your testing is as follows:

- 1. Test that your modules work in isolation via Verilog testbenches
- 2. Test that your Riscv151 work with the Riscv151\_testbench.v
- 3. Test the entire CPU one instruction at a time with hand-written assembly—see assembly\_testbench.v
- 4. Run the riscv-tests ISA test suite
- 5. Some extra tests with other software C program, such as c\_test and strcmp. They could help reveal more bugs see c\_testbench.v and software\_testbench.v
- 6. Test the CPU's memory mapped I/O see echo\_testbench.v
- 7. Test the CPU's memory mapped I/O with BIOS software program see bios\_testbench.v

#### 2.11 Riscv151 Tests

Once you are confident that the individual components of your processor are working in isolation, you will want to test the entire processor as a whole. One way to do this is to pass the Riscv151\_testbench. To run the test, use either one of the following commands (iverilog is highly recommended since it is faster):

```
# Simulate with sim/Riscv151_testbench.v
# with iverilog
make iverilog-sim tb=Riscv151_testbench
# open waveform
make wave tb=Riscv151_testbench
# with Vivado
make sim tb=Riscv151_testbench
```

The testbench covers all RV32I instructions. To pass this testbench, you should have a working Riscv151 implementation that can decode and execute all the instructions in the spec, including the CSR instructions. Several basic hazard cases are also tested. The testbench does not work with any software code as in the following sections, but rather it manually initializes the instructions and data in the memory blocks as well as the register file content for each test. The testbench does not cover reading from BIOS memory nor memory mapped IO. You will need to complete these components before moving on with other testbenches.

# 2.12 Software Toolchain

A GCC RISC-V toolchain has been built and installed in the eecs151 home directory; these binaries will run on any of the c125m machines in the 125 Cory lab. The VM Image also has the toolchain installed along with Vivado 2019.1.

The most relevant programs in the toolchain are:

- riscv64-unknown-elf-gcc: GCC for RISC-V, compiles C code to RISC-V binaries.
- riscv64-unknown-elf-as: RISC-V assembler, compiles assembly code to RISC-V binaries.
- riscv64-unknown-elf-objdump: Dumps RISC-V binaries as readable assembly code.

Look at the software/c\_example folder for an example of a C program.

There are several files:

• start.s: This is an assembly file that contains the start of the program. It initialises the stack pointer then jumps to the main label. Edit this file to move the top of the stack. Typically your stack pointer is set to the top of the data memory address space, so that the stack has enough room to grow downwards.

- c\_example.ld: This linker script sets the base address of the program. For Checkpoint 2, this address should be in the format 0x1000xxxx The .text segment offset is typically set to the base of the instruction memory address space.
- c\_example.elf: Binary produced after running make.
   Use riscv64-unknown-elf-objdump -Mnumeric -D c\_example.elf to view the assembly code.
- c\_example.dump: Assembly dump of the binary.

# 2.13 Assembly Tests

Hand written assembly tests are in software/assembly\_tests/start.s and the corresponding testbench is in hardware/sim/assembly\_testbench.v. To run the test, run: make sim tb=assembly\_testbench

start.s contains assembly that's compiled and loaded into the BIOS RAM by the testbench.

#### \_start:

#### Done: j Done

The assembly\_testbench toggles the clock one cycle at time and waits for register x20 to be written with a particular value (in the above example: 1). Once x20 contains 1, the testbench inspects the value in x1 and checks it is 300, which indicates your processor correctly executed the add instruction.

If the testbench times out it means x20 never became 1, so the processor got stuck somewhere or x20 was written with another value.

You should add your own tests to verify that your processor can execute different instructions correctly. Modify the file start.s to add your assembly code, then rerun the RTL simulation.

# 2.14 RISC-V ISA Tests

You will need the CSR instructions to work before you can use this test suite, and you should have confidence in your hand-written assembly tests. Test the CSR instructions using hand assembly tests.

To run the ISA tests, first pull the latest skeleton changes:

```
git pull staff main
git submodule update --init --recursive
```

Then run

cd hardware

```
# with iverilog
make iverilog-sim tb=isa_testbench test=all
# with Vivado
make sim tb=isa_testbench test=all
```

To run a particular ISA test (e.g. add), replace "all" with "add". The simulation should print out which tests passed or failed and their simulation cycles.

If you're failing a test, debug using the test assembly file in

software/strcmp/strcmp.c, software/vecadd/vecadd.c,

software/riscv-isa-tests/riscv-tests/isa/rv32ui or the generated assembly dump. The assembly dump files are extremely helpful in debugging at this stage. If you look into a particular dump file of a test (e.g., add.dump), it contains several subtests in series. The CSR output from the simulation indicates which subtest is failing to help you narrow down where the problem is, and you can start debugging from there.

The RESET\_PC parameter is used in isa\_testbench to start the test in the IMEM instead of the BIOS. Make sure you have used it in Riscv151.v.

# 2.15 Software Tests

# 2.15.1 RISC-V Programs

Next, you will test your processor with some small RISC-V C programs in software. We use the RISC-V software toolchain to compile a program to a memory initialization file (MIF). The MIF file stores the assembly instructions (encoded in binary format) of the program and initializes IMem and DMem in hardware/sim/software\_testbench.v for testing. Some available C programs are:

```
software/fib/fib.c, software/sum/sum.c, software/replace/replace.c, software/cachetest/cachetest.c
which you can test with the following commands

# with iverilog
make iverilog-sim tb=software_testbench sw=strcmp
make iverilog-sim tb=software_testbench sw=vecadd
...

# with Vivado
make sim tb=software_testbench sw=strcmp
make sim tb=software_testbench sw=vecadd
```

These tests could help reveal more hazard bugs in your implementation. strcmp is particular important since it is frequently used in the BIOS program. The tests use CSR instruction to indicate if they are passed (e.g., write '1' to the CSR register if passed). Take a look at the C files for further details. Following that practice, you can also write your custom C program to further test your CPU.

As an additional tip for debugging, try changing the compiler optimization flag in the Makefile of each software test (e.g., -02 to -01 or -00), or using a newer GCC compiler and see if your processor still passes the test. Different compiler settings generate different sequences of assembly instructions, and some might expose subtle hazard bugs yet to be covered by your implementation.

#### 2.15.2 Echo

You should have your UART modules integrated with the CPU before running this test. The test verifies if your CPU is able to: check the UART status, read a character from UART Receiver, and write a character to UART Transmitter. Take a look at the software code software/echo/echo.c to see what it does. The testbench loads the MIF file compiled from the software code, and load it to the BIOS memory in a similar manner to the assembly test and riscv-isa tests.

To run the echo test, run

```
# with iverilog
make iverilog-sim tb=echo_testbench
# with Vivado
make sim tb=echo_testbench
```

The testbench, acts like a host, sends multiple characters via the serial line, then waits until it receives all the characters back. In some sense, it is similar to the echo test in Lab 5, however, the UART modules are controlled by the software program (software/echo/echo.c) running on your RISC-V CPU.

Once you pass the echo test, also try software/c\_test/c\_test.c. This test combines both UART operations and string comparison. It covers the basic functionality of the BIOS program, but is shorter and easier to debug than the BIOS testbench.

```
# with iverilog
make iverilog-sim tb=c_testbench
# with Vivado
make sim tb=c_testbench
```

# 2.16 BIOS and Programming your CPU

We have provided a BIOS program in software/bios151v3 that allows you to interact with your CPU and download other programs over UART. The BIOS is just an infinite loop that reads from the UART, checks if the input string matches a known control sequence, and then performs an associated action. For detailed information on the BIOS, see Appendix B.

Before running the BIOS program on your FPGA, please do the final simulation test with the sim/bios\_testbench.v. The testbench emulates the interaction between the host and your CPU via the serial lines orchestrated by the BIOS program. It tests four basic functions of the BIOS program: sending invalid command, storing to an address (in IMem or DMem), loading from an address (in IMem or DMem), and jumping to an address (from BIOS to IMem).

```
# with iverilog
make iverilog-sim tb=bios_testbench
# with Vivado
```

make sim tb=bios\_testbench

Once you pass the BIOS testbench, you can implement and test your processor on the FPGA!

To run the BIOS:

- 1. Verify that the stack pointer and .text segment offset are set properly in start.s and bios151v3.ld in software/bios151v3 directory
- 2. Build a bitstream and program the FPGA. Run make write-bitstream in hardware to generate a bitstream to your project, then make program-fpga bs=bitstream\_files/z1top.bit to program the FPGA (if you are programming the FPGA from a lab machine with the Hardware Server, make sure that you update the port number in hardware/scripts/program\_fpga.tcl to your assigned port number).
- 3. Use screen to access the serial port:

```
screen $SERIALTTY 115200
# or
# screen /dev/ttyUSB0 115200
```

4. Press the reset button to make the CPU PC go to the start of BIOS memory

Close screen using Ctrl-a Shift-k, or other students won't be able to use the serial port! If you can't access the serial port you can run killscreen to kill all screen sessions.

If all goes well, you should see a 151 > prompt after pressing return. The following commands are available:

- jal <address>: Jump to address (hex).
- sw, sb, sh <data> <address>: Store data (hex) to address (hex).
- lw, lbu, lhu <address>: Prints the data at the address (hex).

(if you want to backspace, press Ctrl + Backspace)

As an example, running sw cafef00d 10000000 should write to the data memory and running lw 10000000 should print the output 10000000: cafef00d. Please also pay attention that writes to the instruction memory (sw ffffffff 20000000) do not write to the data memory, i.e. lw 10000000 still should yield cafef00d.

In addition to the command interface, the BIOS allows you to load programs to the CPU. With screen closed, run:

```
scripts/hex_to_serial <mif_file> <address>
```

This stores the .mif file at the specified hex address. In order to write into both the data and instruction memories, remember to set the top nibble to 0x3

(i.e. scripts/hex\_to\_serial echo.mif 30000000, assuming the .1d file sets the base address to 0x10000000).

You also need to ensure that the stack and base address are set properly (See Section 2.12). For example, before making the mmult program you should set the set the base address to 0x10000000 (see 2.18). Therefore, when loading the mmult program you should load it at the base address: scripts/hex\_to\_serial mmult.mif 30000000. Then, you can jump to the loaded mmult program in in your screen session by using jal 10000000.

# 2.17 Target Clock Frequency

By default, the CPU clock frequency is set at 50MHz. It should be easy to meet timing at 50 MHz. Look at the timing report to see if timing is met. If you failed, the timing reports specify the critical path you should optimize.

For this checkpoint, we will allow you to demonstrate the CPU working at 50 MHz, but for the final checkoff at the end of the semester, you will need to optimize for a higher clock speed ( $\geq 100 \mathrm{MHz}$ ) for full credit. Details on how to build your FPGA design with a different clock frequency will come later.

# 2.18 Matrix Multiply

To check the correctness and performance of your processor we have provided a benchmark in software/mmult/ which performs matrix multiplication. You should be able to load it into your processor in the same way as loading the echo program.

This program computes S = AB, where A and B are  $64 \times 64$  matrices. The program will print a checksum and the counters discussed in Section 2.9.4. The correct checksum is 0001f800. If you do not get this, there is likely a problem in your CPU with one of the instructions that is used by the BIOS but not mmult.

The matrix multiply program requires that the stack pointer and the offset of the .text segment be set properly, otherwise the program will not execute properly.

The stack pointer (set in start.s) should start near the top of DMEM to avoid corrupting the program instructions and data. It should be set to 0x1000fff0 and the stack grows downwards.

The .text segment offset (set in mmult.ld) needs to accommodate the full set of instructions and static data (three 64×64 matrices) in the mmult binary. It should be set to the base of DMEM: 0x10000000.

The program will also output the values of your instruction and cycle counters (in hex). These can be used to calculate the CPI for this program. Your target CPI should not be greater than 1.2.

If your CPI exceeds this value, you will need to modify your datapath and pipeline to reduce the number of bubbles inserted for resolving control hazards (since they are the only source of extra latency in our processor). This might involve performing naive branch prediction or moving the jalr address calculation to an earlier stage.

# 2.19 How to Survive This Checkpoint

Start early and work on your design incrementally. Draw up a very detailed and organised block diagram and keep it up to date as you begin writing Verilog. Unit test independent modules such as the control unit, ALU, and regfile. Write thorough and complex assembly tests by hand, and don't solely rely on the RISC-V ISA test suite. The final BIOS program is several 1000 lines of assembly and will be nearly impossible to debug by just looking at the waveform.

The most valuable asset for this checkpoint will not be your GSIs but will be your fellow peers who you can compare notes with and discuss design aspects with in detail. However, do NOT under any circumstances share source code.

Once you're tired, go home and *sleep*. When you come back you will know how to solve your problem.

#### 2.19.1 How To Get Started

It might seem overwhelming to implement all the functionality that your processor must support. The best way to implement your processor is in small increments, checking the correctness of your processor at each step along the way. Here is a guide that should help you plan out Checkpoint 1 and 2:

- 1. Design. You should start with a comprehensive and detailed design/schematic. Enumerate all the control signals that you will need. Be careful when designing the memory fetch stage since all the memories we use (BIOS, instruction, data, IO) are synchronous.
- 2. First steps. Implementing some modules that are easy to write and test.
- 3. Control Unit + other small modules. Implement the control unit, ALU, and any other small independent modules. Unit test them.
- 4. *Memory*. In the beginning, only use the BIOS memory in the instruction fetch stage and only use the data memory in the memory stage. This is enough to run assembly tests.
- 5. Connect stages and pipeline. Connect your modules together and pipeline them. At this point, you should be able to run integration tests using assembly tests for most R and I type instructions.
- 6. Implement handling of control hazards. Insert bubbles into your pipeline to resolve control hazards associated with JAL, JALR, and branch instructions. Don't worry about data hazard handling for now. Test that control instructions work properly with assembly tests.
- 7. Implement data forwarding for data hazards. Add forwarding muxes and forward the outputs of the ALU and memory stage. Remember that you might have to forward to ALU input A, ALU input B, and data to write to memory. Test forwarding aggressively; most of your bugs

- will come from incomplete or faulty forwarding logic. Test forwarding from memory and from the ALU, and with control instructions.
- 8. Add BIOS memory reads. Add the BIOS memory block RAM to the memory stage to be able to load data from the BIOS memory. Write assembly tests that contain some static data stored in the BIOS memory and verify that you can read that data.
- 9. Add Inst memory writes and reads. Add the instruction memory block RAM to the memory stage to be able to write data to it when executing inside the BIOS memory. Also add the instruction memory block RAM to the instruction fetch stage to be able to read instructions from the inst memory. Write tests that first write instructions to the instruction memory, and then jump (using jalr) to instruction memory to see that the right instructions are executed.
- 10. Run Riscv151\_testbench. The testbench verifies if your Riscv151 is able to read the RV32I instructions from instruction memory block RAM, execute, and write data to either the Register File or data memory block RAM.
- 11. Run isa\_testbench. The testbench works with the RISCV ISA tests. This comprehensive test suites verifies the functionality of your processor.
- 12. Run software\_testbench. The testbench works with the software programs under software using the CSR check mechanism as similar to the isa\_testbench. Try testing with all the supported software programs since they could expose more hazard bugs.
- 13. Add instruction and cycle counters. Begin to add the memory mapped IO components, by first adding the cycle and instruction counters. These are just 2 32-bit registers that your CPU should update on every cycle and every instruction respectively. Write tests to verify that your counters can be reset with a sw instruction, and can be read from using a lw instruction.
- 14. Integrate UART. Add the UART to the memory stage, in parallel with the data, instruction, and BIOS memories. Detect when an instruction is accessing the UART and route the data to the UART accordingly. Make sure that you are setting the UART ready/valid control signals properly as you are feeding or retrieving data from it. We have provided you with the echo\_testbench which performs a test of the UART. In addition, also test with c\_testbench and bios\_testbench.
- 15. Run the BIOS. If everything so far has gone well, program the FPGA. Verify that the BIOS performs as expected. As a precursor to this step, you might try to build a bitstream with the BIOS memory initialized with the echo program.
- 16. Run matrix multiply. Load the mmult program with the hex\_to\_serial utility (located under scripts/), and run mmult on the FPGA. Verify that it returns the correct checksum.
- 17. Check CPI. Compute the CPI when running the mmult program. If you achieve a CPI 1.2 or smaller, that is acceptable, but if your CPI is larger than that, you should think of ways to reduce it.

# 2.20 Checkoff

The checkoff is divided into two stages: block diagram/design and implementation. The second part will require significantly more time and effort than the first one. As such, completing the block diagram in time for the design review is crucial to your success in this project.

# 2.20.1 Checkpoint 1: Block Diagram

The first checkpoint requires a detailed block diagram of your datapath. The diagram should have a greater level of detail than a high level RISC datapath diagram. You may complete this electronically or by hand.

If working by hand, we recommend working in pencil and combining several sheets of paper for a larger workspace. If doing it electronically, you can use Inkscape, Google Drawings, draw.io or any program you want.

You should be able to describe in detail any smaller sub-blocks in your diagram. Though the diagrams from textbooks/lecture notes are a decent starting place, remember that they often use asynchronous-read RAMs for the instruction and data memories, and we will be using synchronous-read block RAMs.

Additionally, you will be asked to provide short answers to the following questions based on how you structure your block diagram. The questions are intended to make you consider all possible cases that might happen when your processor execute instructions, such as data or control hazards. It might be a good idea to take a moment to think of the questions first, then draw your diagram to address them.

# 2.21 Questions

- 1. How many stages is the datapath you've drawn? (i.e. How many cycles does it take to execute 1 instruction?)
- 2. How do you handle ALU  $\rightarrow$  ALU hazards?

```
addi x1, x2, 100
addi x2, x1, 100
```

3. How do you handle ALU  $\rightarrow$  MEM hazards?

```
addi x1, x2, 100
sw x1, 0(x3)
```

4. How do you handle MEM  $\rightarrow$  ALU hazards?

```
lw x1, 0(x3)
addi x1, x1, 100
```

5. How do you handle MEM  $\rightarrow$  MEM hazards?

```
lw x1, 0(x2)
```

```
sw x1, 4(x2)
also consider:
lw x1, 0(x2)
sw x3, 0(x1)

6. Do you need special handling for 2 cycle apart hazards?
addi x1, x2, 100
nop
addi x1, x1, 100
```

- 7. How do you handle branch control hazards? (What is the mispredict latency, what prediction scheme are you using, are you just injecting NOPs until the branch is resolved, what about data hazards in the branch?)
- 8. How do you handle jump control hazards? Consider jal and jalr separately. What optimizations can be made to special-case handle jal?
- 9. What is the most likely critical path in your design?
- 10. Where do the UART modules, instruction, and cycle counters go? How are you going to drive uart\_tx\_data\_in\_valid and uart\_rx\_data\_out\_ready (give logic expressions)?
- 11. What is the role of the CSR register? Where does it go?
- 12. When do we read from BIOS for instructions? When do we read from IMem for instructions? How do we switch from BIOS address space to IMem address space? In which case can we write to IMem, and why do we need to write to IMem? How do we know if a memory instruction is intended for DMem or any IO device?

Commit your block diagram and your writeup to your team repository under sp21\_teamXX/docs by Mar 17, 2021. Please also remember to push your working IO circuits to your Github repository.

# 2.21.1 Checkpoint 2: Base RISCV151 System

This checkpoint requires a fully functioning three stage RISC-V CPU as described in this specification. Checkoff will consist of a demonstration of the BIOS functionality, loading a program (echo and mmult) over the UART, and successfully jumping to and executing the program.

Additionally, please find the maximum achievable frequency of your CPU implementation. To do so, lower the CPU\_CLOCK\_PERIOD (starting at 20, with a step size of 1) in hardware/src/z1top.v until the Implementation fails to meet timing. Please report the critical path in your implementation.

Checkpoint 2 materials should be committed to your project repository by April 14, 2021.

# 2.21.2 Checkpoints 1 & 2 Deliverables Summary


Deliverable	Due Date	Description
Block Diagram, RISC-V ISA Questions, IO code	Mar 17, 2021	Push your block diagram, your writeup, and IO code to your Github repository. In-lab Checkoff: Sit down with a GSI and go over your design in detail.
RISC-V CPU, Fmax and Crit. path	April 14, 2021	Check in code to Github. In-lab Checkoff: Demonstrate that the BIOS works, you can use hex_to_serial to load the echo program, jal to it from the BIOS, and have that program successfully execute. Load the mmult program with hex_to_serial, jal to it, and have it execute successfully and return the benchmarking results and correct checksum. Your CPI should not be greater than 1.2

# 3 Checkpoint 3 - Hardware-Accelerated Convolutional Neural Network

# 3.1 Checkpoint Overview

# 3.1.1 LeNet

In this checkpoint, your task is to design and implement an optimized hardware accelerator to speed up the inference execution of a small Convolutional Neural Network (CNN). You will be comparing the performance of your accelerator against the CNN software implementation running on the RISC-V processor that you have implemented in Checkpoint 2. Our target CNN is the classic LeNet-5 network for handwritten digit classification. LeNet-5 is a feed-forward network that consists of 5 layers as shown in the following figure.



A rigorous understanding of deep neural networks is not required when you do this checkpoint, since we will provide the software model of the problem. Nonetheless, if you'd like to look at some introductory materials to get yourself acquainted with some Deep learning concepts, the Deep Neural Networks Design and Examples lecture or the lecture notes from EE290-2 are good places to start.

Here are some key parameters of the network. We refer an input matrix to a layer as input feature map (IFM), and the output matrix of a layer as output feature map (OFM).

- The first 3D Convolutional layer (conv3D): input feature map  $1\times28\times28$  (8-bit), weight  $8\times1\times5\times5$  (8-bit), output feature map  $8\times24\times24$  (32-bit)
- The first 2D Max Pooling layer (maxpool2D): input feature map  $8\times2\times24$  (32-bit), output feature map  $8\times12\times12$  (8-bit)
- The second 3D Convolutional layer: input feature map  $8\times12\times12$  (8-bit), weight  $16\times8\times5\times5$  (8-bit), output feature map  $16\times8\times8$  (32-bit)
- The second 2D Max Pooling layer: input feature map  $16 \times 8 \times 8$  (32-bit), output feature map  $16 \times 4 \times 4$  (8-bit)
- The Fully-Connected layer (fconn): input feature map  $16 \times 4 \times 4$  (8-bit), weight  $10 \times 16 \times 4 \times 4$  (8-bit), output feature map  $10 \times 1 \times 1$  (32-bit)

The network is trained with the MNIST dataset to obtain the weight data for the two conv3D layers and from layers. The weights, initially in floating-point datatype, are then quantized to 8-bit signed integers (-128 to 127) to reduce the implementation complexity (no floating-point computation required) as well as make the network leaner and more FPGA-friendly. The general consensus is that the inference does not need a lot of bits to achieve competitive accuracy to full precision as opposed to the training process. The output feature maps of these layers are also

quantized to 8-bit signed integers by being scaled down by a factor of 512 and clamped to within the range of -128 to 127. The quantization has negligible impact on the accuracy of the network (97% on 10000 MNIST test images). This technique is called Post-training quantization. The Python script for training the network is adapted from the Lab 1 material of the course EE290-2.

You might have noticed that the network is small enough that we could fit all the weight data of these layers on our PYNQ-Z1. This is not always possible for state-of-the-art neural networks. To make the problem more challenging and practical, the quantized weights, along with the 10000 quantized test images are initialized on the off-chip DRAM of the PYNQ-Z1 platform. Therefore, data won't simply be initialized in any on-chip Memory blocks and embedded in the bitstream as we've done so far, instead extra efforts must be done to bring the data closer to your computational units.

This checkpoint gives you a different design problem from what was asked in checkpoint 2, since now you will need to build a specialized datapath for computation and memory buffering optimized specifically for this application. You are free to use any modules you like (memory blocks, FIFOs) for your design as long as everything is working correctly and faster than the baseline (naive) implementation. There is also no restriction on the amount of memory storage for your accelerator design.

From the previous lab and homework execises, you have already had some practice on mapping an algorithmic description of a problem (e.g., loop forms) into a circuit implementation. To that end, this checkpoint furthers the complexity in terms of the number of loop levels and the amount of operations needed to carry out per loop iteration. How do a software loop iteration and a hardware cycle correlate? Would it be possible to map one or more software loop iterations to one hardware cycle? Can we overlap the operations of current loop iteration with the next one? Can we unroll the loops to achieve higher degree of parallelism? Can we partition a memory module such that we are not constrained by the number of available memory ports for parallel read/write? Bring all the design techniques that you have learned from the lectures with you, and see how far you can get with your accelerator design.

#### 3.1.2 New files


Please do **git pull staff main** to get the latest updates for this checkpoint from the staff repository. Some new files have been added:

- hardware/src/z1top\_axi.v: New top-level module to integrate with the Zynq Processing System IP. We will use this top module from now on for the project.
- hardware/src/accelerator/xcel\_naive.v: An accelerator with a naive conv3D implementation. You will use this as the baseline.
- hardware/src/accelerator/xcel\_naive\_compute.v: The compute unit of xcel\_naive. It implements a conv3D operation.
- hardware/src/accelerator/xcel\_naive\_memif.v: The memory interface unit of xcel\_naive. It handles bus read/write to the DRAM and services the request/response from the compute unit.

- hardware/src/accelerator/xcel\_opt.v: A skeleton code for the optimized accelerator module. Your task is to complete this file.
- hardware/src/accelerator/axi\_mm\_adapter.v: An AXI Memory-Mapped (MM) master adapter core for interfacing with the Zynq Processing System.
- hardware/src/accelerator/axi\_mm\_read.v: A sub-component of the AXI MM adapter that implements the AXI read logic.
- hardware/src/accelerator/axi\_mm\_write.v: A sub-component of the AXI MM adapter that implements the AXI write logic.
- hardware/src/accelerator/dma\_controller.v: A DMA (Direct-Memory Access) controller for interfacing with the off-chip DRAM and the RISC-V Data Memory (DMem) via the AXI adapter.
- hardware/src/accelerator/arbiter.v: An arbiter for selecting which client (DMA or Accelerator) to service requests and responses to and from the off-chip DRAM.
- hardware/sim/xcel\_testbench.v: A testbench for verifying the functionality of the xcel implementation. Only conv3D operation is tested.
- hardware/sim/conv3D\_testbench.v: A testbench for verifying the functionality of the compute unit xcel\_naive\_compute. Only conv3D operation is tested.
- hardware/sim/mem\_model.v: A simple memory model that works with the xcel\_testbench.v.
- software/axi\_test/\*: Software files for testing AXI communication (read and write).
- software/lenet/\*: Software files for the LeNet inference demo.

# 3.1.3 High-level Overview of the Full System


The following figure depicts the overall picture of the full system.



The DMA Controller orchestrates the memory communication between the RISC-V's DMem and the off-chip DRAM. The AXI adapter receives a write or read request from either the DMA or the Accelerator, and submits the request to the off-chip DRAM through the Zynq Processing System. The arbiter implements a simple MUXing logic to service the request and response from the Accelerator if it is currently running, otherwise the DMA. Note that there is no direct memory transfer between the RISC-V and the Accelerator. All memory communication must go through the off-chip DRAM. For example, if the Accelerator wants to read some data from the RISC-V's DMem block, it must be first transferred to a memory location of the off-chip DRAM by the DMA, and the data can be accessed at the specified DRAM address by the read logic implemented inside the Accelerator. Similarly, any result data computed by the Accelerator must also be written to the DRAM before the RISC-V core can read it. The operations of the DMA and the Accelerator are controlled by the IO controller inside the Riscv151 core. To the Riscv151 core's perspective, they act as IO devices as similar to the UART modules.

# 3.1.4 ARM Baremetal Application

A pre-compiled ARM binary is provided to initialize the off-chip DRAM with the weight, image, and label data.



You can take a look at the C source file arm\_baremetal\_app/system/helloworld.c to see how things are set up. In order to compile this application, you will need to have access to a different Xilinx software (Vivado SDK). However, since the application is pre-compiled, you do not need to worry about this. You don't even need to touch any of the files in this submodule when doing the checkpoint. The addresses of the weight, image, and label data are statically allocated as shown in the DRAM memory layout figure above (only showing the data section). We will provide these addresses to the DMA Controller and the Accelerator so that they can access to the correct locations of the DRAM to get the data. Since ARM uses byte-level addressing scheme, a 32-bit read from the memory retrieves four consecutive 8-bit data items (e.g., weights).


# 3.2 Software Implementation

This section provides the software description for the computational kernels found in our network: conv3D, maxpool2D, and fconn. You are not required to implement all these computational kernels in your accelerator, although you're welcome to do so. The bare minimum requirement is that you

must accelerate the 3D Convolutional function as similar to the naive accelerator implementation given to you.

To keep things simple, your conv3D module is only required to handle convolution with a stride of 1 and no padding. Therefore, no boundary check is necessary. In addition, the weight dimension is passed as a parameter to the Verilog module (statically known). You're encourage to write your code in a parameterizable manner since it is a good coding practice (i.e., no assumption on the value of the weight dimension), but this is not strictly compulsory.

# 3.2.1 conv3D



```
// Since the stride is 1 and no padding required, OFM_DIM = IFM_DIM - WT_DIM + 1
#define OFM_SIZE (OFM_DIM * OFM_DIM)
#define IFM_SIZE (IFM_DIM * IFM_DIM)
#define WT_SIZE
                 (WT_DIM * WT_DIM)
#define WT_VOLUME (IFM_DEPTH * WT_SIZE)
for (f = 0; f < OFM_DEPTH; f++) {
  for (i = 0; i < OFM_DIM; i++) {
    for (j = 0; j < OFM_DIM; j++) {
      ofm[f * OFM_SIZE + i * OFM_DIM + j] = 0;
    }
  }
  for (d = 0; d < IFM_DEPTH; d++) {
    for (i = 0; i < OFM_DIM; i++) {
      for (j = 0; j < OFM_DIM; j++) {
        int32_t tmp = 0;
        for (m = 0; m < WT_DIM; m++) {
          for (n = 0; n < WT_DIM; n++) {
            int32_t ifm_data = ifm[d * IFM_SIZE + (i + m) * IFM_DIM + (j + n)];
            int32_t wt_data = wt[f * WT_VOLUME + d * WT_SIZE + m * WT_DIM + n];
            tmp += ifm_data * wt_data;
          }
        }
        ofm[f * OFM_SIZE + i * OFM_DIM + j] += tmp;
     }
    }
 }
}
```

# 3.2.2 maxpool2D

```
#define OFM_DIM (IFM_SIZE / 2)
#define OFM_SIZE (OFM_DIM * OFM_DIM)
#define IFM_SIZE (IFM_DIM * IFM_DIM)
for (f = 0; f < OFM_DEPTH; f++) {
 for (i = 0; i < OFM_DIM; i++) {
    for (j = 0; j < OFM_DIM; j++) {
      int8_t tmp0 = ifm[d * IFM_SIZE + (i*2+0) * IFM_DIM + (j*2+0)];
      int8_t tmp1 = ifm[d * IFM_SIZE + (i*2+1) * IFM_DIM + (j*2+0)];
      int8_t tmp2 = ifm[d * IFM_SIZE + (i*2+0) * IFM_DIM + (j*2+1)];
      int8_t tmp3 = ifm[d * IFM_SIZE + (i*2+1) * IFM_DIM + (j*2+1)];
      tmp0 = (tmp0 > 0) ? tmp0 : 0;
      tmp1 = (tmp1 > 0) ? tmp1 : 0;
      tmp2 = (tmp2 > 0) ? tmp2 : 0;
      tmp3 = (tmp3 > 0) ? tmp3 : 0;
      ofm[f * OFM_SIZE + i * OFM_DIM + j] = max(tmp0, tmp1, tmp2, tmp3);
 }
}
3.2.3
       fconn
// In some sense, a fully-connected operation can also be view as conv3D
// with WT_DIM == IFM_DIM (and OFM_DIM = 1)
#define WT_DIM
                (IFM_DIM)
#define IFM_SIZE (IFM_DIM * IFM_DIM)
#define WT_SIZE (WT_DIM * WT_DIM)
#define WT_VOLUME (IFM_DEPTH * WT_SIZE)
for (f = 0; f < OFM_DEPTH; f++) {
 int32_t tmp = 0;
 for (d = 0; d < IFM_DEPTH; d++) {
    for (i = 0; i < IFM_DIM; i++) {
     for (j = 0; j < IFM_DIM; j++) {
        int32_t ifm_data = ifm[d * IFM_SIZE + i * IFM_DIM + j];
        int32_t wt_data = wt[f * WT_VOLUME + d * WT_SIZE + i * WT_DIM + j];
        tmp += ifm_data * wt_data;
     }
    }
 }
 ofm[f] += tmp;
```

# 3.3 Naive conv3D: Sources of Inefficiency

A straight mapping from a software description to a hardware implementation, without considering many inherent characteristics of the system (memory latency, buffering, available compute blocks, etc.), undoubtedly yields poor result. Have a look at the baseline conv3D implementation given to you: hardware/src/accelerator/xcel\_naive.v. There are a few weaknesses in this implementation.

- This implementation reads the elements of input feature map redundantly without considering the fact that there are some overlap between the current and the next sliding window (with a stride of 1). Therefore, the off-chip memory latency quickly overwhelms the performance and leaves the compute unit starving for data most of the time.
- This implementation does not consider the fact that the weight and input feature map are 8-bit data, and that 4 weight/IFM items could be packed in a single read transfer at a time since our AXI data bus is 4 times wider. Instead, it issues 4 separate single read transfers for those consecutive weight/IFM data items. The redundancy adds extra communication overhead.
- This implementation does not utilize burst mode to achieve better memory bandwidth utilization, especially since there are multiple data items in a row and one could set up a burst request to read them all in successive cycles with some intial startup overhead from the request to the response.
- This implementation does not utilize any intermediate buffer to store the partial compute results on chip. Instead, the partial output channel result (OFM) is written back to the DRAM, and then read again to accumulate with the next result.
- Per sliding window computation, the weight and the IFM data are preloaded into shift registers, then a single multiply-accumulation (MAC) operation is performed per cycle of the sliding window. However, one could also fully unroll this computation to use more MAC operations to compute a sliding window in a cycle with the trade-off of more hardware resource.
- The FSM design serializes the execution and leaves small room to achieve pipelining or overlapping between memory fetching/writing and computation. The FSM embeds the mental model of the sequential software execution. Can we redesign or get rid of the FSM to achieve better pipelining execution of memory fetch/write and computation?

To build an efficient accelerator, one needs to not only understand how the software code works, but also be able to transform it to some form that is hardware-friendly in terms of memory access patterns, data reuses, and parallel executions. The topic of CNN acceleration has been extensively studied and explored, so we won't have any issues of finding some existing architecture to implement for the checkpoint. Nonetheless, you're also welcome to pursue your own ideas.

# 3.4 AXI Bus Interface

This section intends to provide you some background on the ARM's AMBA AXI bus interface. AXI is a widely popular standard interface for establishing and standardizing the communication between many IP cores. Our communication cores (DMA, Accelerator, AXI Adapter) adopt the

AXI4 interface bus protocol. There are separate read/write request and response channels. Per each channel, a handshake mechanism (Ready/Valid) is used to indicate a successful transaction.

You can skim the official ARM's AXI specification here for more information (chapter 2, 3, and 4). The reading is entirely optional. The following subsections give a brief summary on the protocol and things that are particularly important for this checkpoint. Additional resource is Xilinx AXI Reference Guide.

To reduce the design complexity, our AXI data bus width is set to 32-bit to match with the data word width of the RISC-V processor. And similar to our processor core, the Zynq PS uses byte-level addressing. A read from a DRAM memory location retrieves 4 consecutive bytes on the data bus. Likewise, a write to a memory location will update all 4 bytes. There's also a write strobe signal to set which byte lane(s) of the data bus to write to the memory.

The AXI read/write logic to interface with the Zynq PS is provided to you:

hardware/src/accelerator/axi\_mm\_adapter.v.

One of your responsibilities in hardware/src/accelerator/xcel\_opt.v is to figure out how to set up the read and write interface channels to the AXI Adapter core so that your accelerator can read or write data correctly from and to the off-chip DRAM.

# 3.4.1 Read Interface Channels

# 1. Read Address Request channel

- araddr: Memory read request address (output)
- arvalid: Memory read request address valid signal (output)
- arready: Memory read request address ready signal (input)
- arlen: Memory read burst length (output): the number of data transfers per read transaction (offset by 1).
- arsize: Memory read burst size (output): the number of bytes per data transfer (log based 2).
- arburst: Memory read burst type (output). Set to *INCREMENT* so that the bus receives successive data items in a row.

# 2. Read Data Response channel

- rdata: Memory read response data (input)
- rvalid: Memory read response data valid signal (input)
- rready: Memory read response data ready signal (output)
- rlast: Memory read response data last signal (input). Stays HIGH on the last data transfer.

Figure 3 demonstrates an example of an AXI read transaction. A read request is submitted, and a burst of 4 data beats are sent to the read response data channel.

Figure 4 shows the timings of the relevant AXI signals on a read transaction. Note how handshake is used to indicate when we have a fired request or response data (valid and ready are both HIGH at a rising clock edge).




Figure 1-1 Channel architecture of reads

Figure 3: An AXI read transaction. Source: AXI Spec




Figure 4: An AXI read burst timing diagram. Source: AXI Spec

# 3.4.2 Write Interface Channels

# 1. Write Address Request channel

- awaddr: Memory write request address (output)
- awvalid: Memory write request address valid signal (output)
- awready: Memory write request address ready signal (output)
- awlen: Memory write burst length (output): the number of data transfers per read transaction (offset by 1).
- awsize: Memory write burst size (output): the number of bytes per data transfer (log based 2).
- awburst: Memory write burst type (output). Set to *INCREMENT* so that the bus receives successive data items in a row.

# 2. Write Data Request channel

- wdata: Memory write request data (output)
- wvalid: Memory write request data valid (output)
- wready: Memory write request data ready (input)
- wlast: Memory write request data last (output). Set to HIGH on the last write data transfer.
- wstrb: Memory write request data strobe (output). Set to 4'b1111 if writing the full word to the DRAM memory.

# 3. Write Response channel

- **bresp**: Memory write response (input). The value *RESP\_OKAY* (4'b0000) indicates a write sucess.
- bvalid: Memory write response valid signal (input)
- bready: Memory write response ready signal (output)

Figure 5 demonstrates an example of an AXI write transaction. A write request is submitted, and a burst of 4 data beats are sent to the write data channel.

Figure 6 shows the timings of the relevant AXI signals on a write transaction. Also note how handshake is used to indicate when we have a fired request or response.




Figure 1-2 Channel architecture of writes

Figure 5: An AXI write transaction. Source: AXI Spec




Figure 6: An AXI write burst timing diagram. Source: AXI Spec

# 3.5 Vivado Block Design with Zyng Processing System (PS)




Figure 7: The Block Design of z1top\_axi module with the Zynq PS

Figure 7 shows the Block design of the full system after running the following command.

# make build-project proj=z1top\_axi

Our z1top\_axi.v communicates with the Zynq PS through the AXI SmartConnect IP using the AXI4 bus interface. The Zynq PS also serves as a memory controller to the off-chip DRAM. Therefore, the only way for a module implemented in the Programmable Logic (PL) to access to the DRAM is through the Zynq PS. A High Performance AXI port (HP0) is used to communicate with the PL. The Zynq PS can be configured to use up to 4 HPs (HP0-3) to increase the memory bandwidth. For the sake of simplicity, we only use one HP port.

Also note that the Zynq PS supplies the clock signal FCLK\_CLKO to the fabric modules. To avoid extra timing complexity concerning with multi-clock domains, we will not use our usual CLK\_FPGA\_125MHZ, but rather rely on the clock signal from the PS to clock the synchronous logic

of our implementation.

If you are curious as how to build the project manually with the GUI, refer to the Appendix D for the details.

# 3.6 System Integration with Riscv151

# 3.6.1 Memory-mapped IO (MMIO) Registers of the DMA Controller and the Accelerator

You will need to extend your IO memory-mapped logic to integrate the DMA controller and the Accelerator (xcel) cores to Riscv151. We will use the load and store instructions to the memory-mapped IO registers as a mechanism to control (start) or check the status of these IO modules (idle, done) as similar to how we have done it with the UART modules in Checkpoint 2. The done signal should be kept HIGH once the dma or xcel finishes, since a software code will keep polling on this signal (busy-waiting) before moving to the next part of the program. In addition, we introduce additional memory-mapped registers to set various address offsets so that the cores know where to access the correct data in any memory devices (DRAM or DMem). This is a neat approach to avoid hard-coding the addresses or recompiling the whole bitstream everytime we change the memory layout of the software/application code. The input/output feature map dimension and depth can also be set in software code.

The addresses of the MMIO registers are defined in software/151\_library/memory\_map.h.

Table 4: MMIO addresses for the DMA Controller and the Accelerator

Address	Function	Access	Data Encoding
32'h80000030	dma control (start)	Write	N/A
32'h80000034	dma status	Read	{30'b0, idle, done}
32'h80000038	dma direction (1: DMem to DRAM, 0: DRAM to DMem)	Write	{31'b0, direction}
32'h8000003c	dma source address	Write	DMA source address (32-bit)
32'h80000040	dma destination address	Write	DMA destination address (32-bit)
32'h80000044	dma transfer length (per 4 bytes)	Write	DMA transfer length (32-bit)
32'h80000050	xcel control (start)	Write	N/A
32'h80000054	xcel status	Read	{30'b0, idle, done}
32'h80000058	xcel input feature map DRAM address	Write	IFM DRAM address (32-bit)
32'h8000005c	xcel weight DRAM address	Write	WT DRAM address (32-bit)
32'h80000060	xcel output feature map DRAM address	Write	OFM DRAM address (32-bit)
32'h80000064	xcel input feature map dimension	Write	IFM dimension value (32-bit)
32'h80000068	xcel input feature map depth (number of channels)	Write	IFM depth value (32-bit)
32'h8000006c	xcel output feature map dimension	Write	OFM dimension value (32-bit)
32'h80000070	xcel output feature map depth (number of channels)	Write	OFM depth value (32-bit)

# 3.6.2 Integrating DMA Controller with CPU Data Memory

You might have already noticed that this system would not work with the current setting of Riscv151 in that DMem is a single-port memory block. In addition, port a is currently being used for the CPU load and store instructions. We would need to do the following steps to integrate the DMA Controller safely to the existing system.

• Use a dual-port memory template for DMem (look at IMem as an example)


• Connect port b of DMem to the Memory interface of the DMA Controller (via Riscv151).

This will enable the DMA Controller to have access to the Data Memory.

# 3.7 LeNet Demo software code

The FPGA demo of this checkpoint is to run the software code software/lenet on your RISC-V processor. The demo runs the LeNet inference to perform handwritten digit classification of the first 128 test images from the MNIST dataset. The demo can be compiled to run with either software flow (running the entire LeNet on the RISC-V) or the hardware-software partition/hybrid flow (executing the two conv3D layers on the accelerator, and the rest of the LeNet on RISC-V). In the software flow, the DRAM-read DMA operations are carried out to first fetch all the weight data to DMem of the RISC-V core. A test image is also fetched from the DRAM to DMem before running the network. The output feature map results of each layer are written to the arrays allocated in DMem and read by the next layer. Our DMem is large enough to hold the weights and the OFM results of the layers in addition to a single test image.

The hardware/software partition flow, on the other hand, performs the conv3D operation in the hardware accelerator (xcel). By supplying the weight and image addresses in the DRAM, the accelerator knows where to get the data and performs its computation. The output feature map result is written back to the DRAM at an address specified in software (e.g., 0x00900000). The data is then read by the DMA to DMem since the Max Pooling layers are executed on RISC-V.



In practice, you could implement an accelerator that computes all the layers with intermediate buffers to store the OFMs, so that no DMA operation is needed to copy data back-and-forth between the DRAM and DMem, therefore reducing the number of off-chip memory accesses. Please feel free to change the hardware/software partition flow in accordance with your accelerator design and implementation.

# 3.8 Steps to Complete Checkpoint 3

First, get the latest changes from the project skeleton repo

```
git pull staff main
git submodule update --init --recursive
```

This will clone the arm\_baremetal\_app submodule.

The next step is integrating the dma\_controller and xcel\_naive to your existing Riscv151 processor. First, you need to modify the interface of hardware/src/riscv\_core/Riscv151.v to include some additional input/output ports to connect to the DMA controller and the Accelerator as follows.

```
module Riscv151 #(
  parameter CPU_CLOCK_FREQ = 50_000_000,
 parameter RESET_PC = 32'h4000_0000,
parameter BAUD_RATE = 115200,
 parameter BIOS_MIF_HEX = "bios151v3.mif"
  input clk,
  input rst,
  input FPGA_SERIAL_RX,
  output FPGA_SERIAL_TX,
  output [31:0] csr,
  // Accelerator Interfacing
  output xcel_start,
  input xcel_done,
  input xcel_idle,
  output [31:0] ifm_ddr_addr,
  output [31:0] wt_ddr_addr,
  output [31:0] ofm_ddr_addr,
  output [31:0] ifm_dim,
  output [31:0] ifm_depth,
  output [31:0] ofm_dim,
  output [31:0] ofm_depth,
  // DMA Interfacing
  output dma_start,
  input dma_done,
  input dma_idle,
  output dma_dir,
  output [31:0] dma_src_addr,
  output [31:0] dma_dst_addr,
  output [31:0] dma_len,
  // DMem Interfacing (Port b)
  input [13:0] dmem_addrb,
  input [31:0] dmem_dinb,
  output [31:0] dmem_doutb,
  input [3:0] dmem_web,
  input
                dmem_enb
);
```

You need to expand your IO memory-mapped logic to perform load/store to the memory addresses of these IO modules as mentioned in the section above, so that the CPU can control them from software. In addition, you will also need to convert DMem to dual-port memory block. Use port b to connect to the dma\_controller via the interface of the Riscv151 processor. Don't forget to wire the enable port of DMem to dmem\_enb from the interface. Also note that we're no longer using hardware/src/z1top.v for this checkpoint, but hardware/src/z1top\_axi.v instead.

Once you finish the integration, don't forget to rerun the simulation of all the tests from Checkpoint 2 to make sure that the new changes don't accidentally introduce bugs to your processor.

Next, generate a bitstream to configure your FPGA. Now you can pass the target clock frequency

to the command.

```
# This command will implement and generate bitstream
# for the z1top_axi module and set the clock period to 20ns
make write-bitstream proj=z1top_axi clk=20
```

Next, before programming the FPGA, you need to run the following script to initialize the Zynq PS (init the clock signal and the DRAM).

```
# If you are programming the FPGA from a lab machine with the Hardware Server,
# make sure that you update the port number in
# hardware/scripts/init_arm.tcl to your assigned port number.
# This script only needs to run once when you first turn on the board,
# or when your bitstream is implemented with a new clock period
make init-arm
```

## # Program the board

make program-fpga bs=bitstream\_files/z1top\_axi.bit

Next, test the DRAM communication with your Riscv151 to verify that you have integrated the DMA correctly. There is a software program for that software/axi\_test. Run the program using the same command as in mmult case. Alternatively, you can do

```
cd software/axi_test
make run
```

Next, open the screen program as usual, then do jal 10000000.

This program sends an array allocated in DMem of your RISC-V core to a memory location in the DRAM (DMA write operation), and reads from that memory location (DMA read operation) and writes the result to a different array in DMem. There should not be any mismatches between the two arrays once the DMA finishes. Try testing with different transfer lengths or addresses.

If the DMA is working, you can move on to the next part, which is to run the LeNet software. Go to software/lenet, and run the program as follows.

```
# This will compile and run the hardware implementation of LeNet (only conv3D is
# put in hardware)
make clean && make xcel=HW
make run
# This will compile and run the software implementation of LeNet
make clean && make
make run
# You can also use the hex_to_serial script to load the generate MIF file
# to the UART as in the mmult demo
```

Open screen and then do jal 10000000 to execute the program. The program tests 128 images with 127 correct predictions (0x0000007f). The failed prediction is at the image 0x00000073 with a prediction of 9 while the groundtruth is 4. The groundtruth labels can be checked here.


You can also test with fewer images (change the macro NUM\_TEST\_IMAGES in lenet.c) to make the program run a little faster.

Once you get a sense of how the entire flow works, it's time to code your own accelerator! You can use the naive code as a starting point, but please feel free to write your own code for everything. Add your own implementation to xcel\_opt.v, then replace the naive module with the opt module in z1top\_axi.v.

# 3.9 Resources and Suggestions for Accelerator design

You are encouraged to visit the MIT DNN Eyeriss tutorial for ideas on how to build the accelerator for the 3D Convolution operation or CNN in general. The DNN Accelerators slides: Part 1 and Part 2 are particularly informative and might be useful for you as a starting point (check the Row-stationary architecture).

You can also design a conv2D accelerator and augment it to compute 3D Convolution. As an example, the conv2D engine shown in the following figure fully unrolls the sliding-window computation kernel. Each Processing Element (PE) holds one row of a weight channel in a shift register, and performs a conv1D operation with a row fetched from the IFM, then buffers the result to a FIFO in order to accumulate with the result computed by the next PE. The general idea is that a conv2D operation can be accomplished by doing a conv1D operation separately on each row of a weight channel, then accumulate the result. The final accumulated value is written to the OFM buffer. This convolution architecture achieves two primary optimizations: i) **parallelization** due to unrolling – the PEs compute their own conv1D concurrently without any synchronization overhead due to the use of intermediate FIFO buffers; ii) **data reuse** – the weight data is reused throughout one conv2D execution, and an IFM data item is only fetched and used once across all the PE, therefore, no redundant data is read from the memory. This architecture is also suitable for streaming execution which the input to the engine can be a FIFO buffer or any streaming interface.



On the performance estimation, barring a few cycles due to the overhead of filling the shift registers (both IFM and WT) at the beginning or when transitioning from one row to the next, the engine should be able to complete one OFM (partial) channel (or conv2D) in roughly OFM\_SIZE cycles. One could as well instantiates multiple conv2D engines to compute more OFM (partial) channels in parallel.

The slides **here** shows some detailed cycle-by-cycle operations of the engine and might be able to give you some ideas to get started.

Alternatively, start with something simple that works first, then worry about optimization later. It makes sense to just copy all the weight data and a test image to on-chip BRAM before you start doing the computatation. Buffering the temporary result to another local buffer, and only writing back to the DRAM once everything is done. Using burst mode is highly recommended. As a reference, you can take a look at the code in hardware/src/accelerator/dma\_controller.v to see some examples of how to setup a burst read/write request, and then how to convert the AXI interface to the RAM interface (i.e., addr, din, dout, we) and vice versa. You could do something similar to that in your accelerator. When implementing the bus read/write logic, adopt good practice when it comes to handshake: don't wire ready to valid or vice versa. Another good practice is to modularize the design to two modules as similar to the naive implementation: compute unit and memory interface unit. The memory interface unit handles reading and writing data to the DRAM, while the compute unit performs some computation (e.g., conv3D). For the compute unit, simplify the interface (e.g., RAM interface) so that it allows you to concentrate on

implementing and testing the functionality of the computation core.

Once you have the data on chip, the low-hanging fruit is doing some unrolling or pipelining for parallel execution. Make use of dual-port memory modules to allow you to have more parallel accesses. In addition, try not to use a monolithic memory for everything, but instead split it to smaller modules and assign one for each compute unit.

As an additional tip for debugging, you can take advantage of Vivado Integrated Logic Analyzer, especially when you debug your AXI read and write logic in your accelerator design. Check the Appendix C for more detail. Nonetheless, don't rely too much on ILA since it would add extra time to the already arduous Place-and-Route process. The best way to debug is still writing your own testbenches and doing RTL simulation before you run Vivado implementation. A testbench for conv3D has been provided to you. Please feel free to use or change the testbench as you see fit.

#### cd hardware


make iverilog-sim tb=xcel\_testbench

The testbench does not invoke any software MIF file nor the RISC-V core that you designed in Checkpoint 2. Rather, it tests the functionality of the xcel accelerator (conv3D) with a simple hardware/sim/mem\_model.v in place. A memory block is instantiated in the memory model to initialize data for testing. There's also another testbench that verifies the functionality of the compute unit only (excluding the memory interface logic). You may want to use these testbenches when you design and implement your optimized xcel module. Start by implementing a compute module that passes conv3D\_testbench first, then add a memory interface module to handle bus read/write logic, and finally put everything together to test with xcel\_testbench. Please feel free to modify these testbenches to fit your own needs.

#### cd hardware

make iverilog-sim tb=conv3D\_testbench

If you would like to start from the naive version, you could try optimizing one unit at a time so that it becomes less overwhelming when you implement and debug your design. For example, start with the naive memory unit module: add burst mode or local memory buffers for memory optimization. Keep the naive compute unit module intact, then simulate with the xcel\_testbench, and test on the board to verify that your memory optimization works correctly. Once you're confident about your optimized memory unit, the next step is optimizing the compute unit. The decoupled or handshake interface between the given compute and the memory modules, as illustrated in the following figure, allows us to modularize the accelerator design to focus on doing and testing one thing at a time, which to a greater extent help ease the debugging effort. Note that, here addr and ready are used to signify a memory read equest from the compute unit to the memory interface unit, while dout along with valid are the memory read response from the memory interface unit to the compute module. On the other hand, din, addr, and valid combines to a memory write request to the memory interface module.



Once you have everything working, you can further simplify your implementation by removing the handshake mechanism if your compute unit only retrieves or writes data to some local buffers whose the access latency is statically known.

Regarding the choices of buffers for memory optimization, you may use your own FIFO modules, or ASYNC\_RAM / SYNC\_RAM module templates from hardware/src/EECS151.v depending on your implementation. However, recall in Lab 3 and lectures, an ASYNC\_RAM gets mapped to the LUTRAM, while a SYNC\_RAM is synthesized to BRAM on the FPGA. Typically, LUTRAMs makes sense for implementing small data storage such as a 32 × 32 Register File in your RISC-V processor. At a greater scale and density, a BRAM would be a more appropriate choice and would help your design achieve much better QoR in terms of area and maximum achievable frequency. Note that on our PYNQ-Z1 platform, there are 17400×64b LUTRAM cells in total, while the number of 36Kb BRAM cells is 140. You should do the calculation and budget your memory allocation appropriately to make sure that your design can accommodate the amount of data that you decide to fetch from the DRAM to on-chip storage.

When doing on-board testing (running the LeNet code on your FPGA), you may want to use the checksum functions (checksum\_i32() and checksum\_i8() in software/lenet/lenet.c) to verify if your implementation works correctly (similar to mmult case). Set  $NUM\_TEST\_IMAGES$  to 1 to test with only the first image. The prediction result is 7, and below are the checksums of the OFM returned by each layer

- conv1\_ofm: 0x005a3760 (calculated with checksum\_i32())
- pool1\_ofm: 0x00002d6b (calculated with checksum\_i8())
- conv2\_ofm: 0xff41b202 (calculated with checksum\_i32())
- pool2\_ofm: 0x00001451 (calculated with checksum\_i8())
- fc\_ofm: 0xffffa09a (calculated with checksum\_i32())

Here is an example of how to calculate the checksum of the OFM result computed by the first conv3D layer.

If you are unsure why your prediction result is different from the expectation, try to isolate the problem by verifying the checksum of your accelerator execution against the software version at each layer of the network.

As ever, always refer to the Synthesis log file as an additional means for debugging, especially if your implementation passes the simulation (and you're sure that you have rigorously simulated it with different testcases), but fails to run correctly on the FPGA. The simulator takes the behavioral description (in Verilog) of your circuit as input, and that behavioral description gets translated to circuit netlist after Synthesis; functional mismatches could occur due to many reasons, so you should inspect the log file and check all the suspicious warnings. As we are using Block Design flow in this checkpoint, the Synthesis log file that you should pay attention to is located here z1top\_axi\_proj/z1top\_axi\_proj.runs/z1top\_axi\_bd\_z1top\_axi\_0\_0\_synth\_1/runme.log.

Please also feel free to add extra parameters to your accelerator. You need to change the MMIO addresses in software and your Riscv151 IO controller to support the new parameters.

Should you need to make changes to any of the files given to you, either to make your implementation more efficient or functioning, please feel free to do so.

# 3.10 Checkpoint 3 Deliverables Summary

In-lab Checkoff: Demonstrate that your accelerator implementation xcel\_opt works correctly with the *lenet* software, i.e. it should produce a result that matches the software implementation when testing with the first 128 images from the MNIST dataset. You should be able to obtain some speedup over the given baseline xcel\_naive implementation. There is no target speedup for the checkpoint as long as you implement some memory optimization (e.g., buffering) and compute optimization (e.g., loop unrolling, pipelining) for your accelerator.

Additionally, please write a short report (push to docs/) with your answers to the following questions

- Sketch the block diagram of your accelerator design. What memory and compute optimizations would you like to highlight in your design?
- What is the speedup of your optimized accelerator on testing 128 images over the software execution in terms of **cycle count**? What about the baseline (naive) accelerator implementation?
- Where do you think the speedup comes from? What makes the software (CPU) execution so inefficient in comparison to the specialized hardware implementation?
- The RV32I instruction set encoding implemented in our Riscv151 does not have a multiply instruction. Therefore, a multiplication is carried out by a software routine instead (look at the times function in mmult/mmult.c as well as lenet/cnn.c). Can you come up with an approach to implement a multiply operation for your processor (that should be more efficient than invoking times function)? You don't have to implement it, just briefly describe how you would do it and how many cycles it would take.

Your approach should also consider how you would go about modifying the software code (e.g., mmult/mmult.c, or lenet/cnn.c) to support this new operation in order to improve the performance of the program execution.

• What is the maximum achievable frequency of your implementation now? What is the resource utilization of your implementation (LUTs, FFs, BRAMs, DSPs)?

# 4 Final Checkpoint - Optimization

This optimization checkpoint is lumped with the final checkoff. This part of the project is designed to give students freedom to implement the optimizations of their choosing to improve the performance of their processor.

The optimization goal for this project is to minimize the **execution time** on the **mmult** program, as defined by the 'Iron Law' of Processor Performance.

$$\frac{\mathrm{Time}}{\mathrm{Program}} = \frac{\mathrm{Instructions}}{\mathrm{Program}} \times \frac{\mathrm{Cycles}}{\mathrm{Instruction}} \times \frac{\mathrm{Time}}{\mathrm{Cycle}}$$

The number of instructions is fixed, but you have freedom to change the CPI and the CPU clock frequency. Often you will find that you will have to sacrifice CPI to achieve a higher clock frequency, but there also will exist opportunities to improve one or both of the variables without compromises.

# 4.1 Grading on Optimization: Frequency vs. CPI

You will receive a full credit for the final checkpoint if you can push your clock frequency of your working **Riscv151** implementation to 100 MHz. You must demonstrate that your processor has a working BIOS, can load and execute **mmult** (CPI does not need to be less than 1.2).

The bare minimum is that you should improve the achievable frequency of your existing implementation since Checkpoint 2.

Alternatively, a full credit can also be awarded on effort, in particular if you're able to evaluate different design trade-off points (at least three) between frequency and CPI of **mmult** (especially if you have implemented some interesting optimization for CPI and increase the frequency further would degrade the performance instead of helping).

Also note that your final optimized design does not need to be strictly three-stage pipeline.

A very minor component of the optimization grade is based total FPGA resource utilization, with the best designs using as few resources as possible. Credit for your area optimizations will be calculated using a cost function. At a high level, the cost function will look like:

$$Cost = C_{LUT} \times \# \text{ of } LUTs + C_{BRAM} \times \# \text{ of Block } RAMs + C_{FF} \times \# \text{ of } FFs + C_{DSP} \times \# \text{ of DSP Blocks}$$

where C<sub>LUT</sub>, C<sub>BRAM</sub>, C<sub>FF</sub>, and C<sub>DSP</sub> are constant value weights that will be decided upon based on how much each resource that you use should cost. As part of your final grade we will evaluate the cost of your design based on this metric. Keep in mind that cost is only one very small component of your project grade. Correct functionality is far more important.

## 4.2 Clock Generation Info + Changing Clock Frequency

Open up z1top.v. There's top level input called CLK\_125MHZ\_FPGA. It's a 125 MHz clock signal, which is used to derive the CPU clock.

Scrolling down, there's an instantiation of clock\_wizard generated from Vivado, which is a wrapper module of PLL (phase locked loop) primitive on the FPGA. This is a circuit that can create a new clock from an existing clock with a user-specified multiply-divide ratio.

The clk\_in1 input clock of the PLL is driven by the 125 MHz CLK\_125MHZ\_FPGA. The frequency of clk\_out1 is calculated as:

$$\mathtt{clk\_out1\_} f = \mathtt{clk\_in1\_} f \cdot \frac{\mathtt{CLKFBOUT\_MULT_F}}{\mathtt{DIVCLK\_DIVIDE} \cdot \mathtt{CLKOUT0\_DIVIDE}}$$

In our case we get:

$$\mathtt{clk\_out1\_}f = 125~\mathrm{MHz} \cdot \frac{8}{1 \cdot 20} = 50~\mathrm{MHz}$$

You just need to change the local parameter CPU\_CLOCK\_PERIOD in z1top.v to set the target clock frequency for your CPU.

#### 4.3 Critical Path Identification

After running make write-bitstream, timing analysis will be performed to determine the critical path(s) of your design. The timing tools will automatically figure out the CPU's clock timing constraint based on CPU\_CLOCK\_PERIOD in z1top.v.

The critical path can be found by looking in

z1top\_proj/z1top\_proj.runs/impl\_1/z1top\_timing\_summary\_routed.rpt.

Look for the paths within your CPU.

For each timing path look for the attribute called "slack". Slack describes how much extra time the combinational delay of the path has before the rising edge of the receiving clock. It is a setup time attribute. Positive slack means that this timing path resolves and settles before the rising edge of the clock, and negative slack indicates a setup time violation.

There are some common delay types that you will encounter. LUT delays are combinational delays through a LUT. **net** delays are from wiring delays. They come with a fanout attribute which you should aim to minimize. Notice that your logic paths are usually dominated by routing delay; as you optimize, you should reach the point where the routing and LUT delays are about equal portions of the total path delay.

# 4.3.1 Schematic View

To visualize the path, you can open the Vivado project  $z1top\_proj/z1top\_proj.xpr$ . Click *Open Implemented Design* after the implementation to open the Device Floorplan view. Navigate (on the Timing pane at the bottom) to  $Intra-Clock\ Paths \rightarrow cpu\_clk \rightarrow Setup$ . You can double-click any path to see the logic elements along it, or you can right-click and select Schematic to see a schematic view of the path.

The paths in post-PAR timing report may be hard to decipher since Vivado does some optimization to move/merge registers and logic across module boundaries. You can also use the keep\_hierarchy attribute to prevent Vivado from

```
// in z1top.v
(* keep_hierarchy="yes" *) Riscv151 #( ) cpu ( );
```

# 4.3.2 Finding Actual Critical Paths

When you first check the timing report with a 50 MHz clock, you might not see your 'actual' critical path. 50 MHz is easy to meet and the tools will only attempt to optimize routing until timing is met, and will then stop.

You should increase the clock frequency slowly and rerun make write-bitstream until you fail to meet timing. At this point, the critical paths you see in the report are the 'actual' ones you need to work on.

Don't try to increase the clock speed up all the way to 100 MHz initially, since that will cause the routing tool to give up even before it tried anything.

# 4.4 Optimization Tips

As you optimize your design, you will want to try running mmult on your newly optimized designs as you go along. You don't want to make a lot of changes to your processor, get a better clock speed, and then find out you broke something along the way.

You will find that sacrificing CPI for a better clock speed is a good bet to make in some cases, but will worsen performance in others. You should keep a record of all the different optimizations you tried and the effect they had on CPI and minimum clock period; this will be useful for the final report when you have to justify your optimization and architecture decisions.

There is no limit to what you can do in this section. The only restriction is that you have to run the original, unmodified mmult program so that the number of instructions remain fixed. You can add as many pipeline stages as you want, stall as much or as little as desired, add a branch predictor, or perform any other optimizations. If you decide to do a more advanced optimization (like a 5 stage pipeline), ask the staff to see if you can use it as extra credit in addition to the optimization.

Keep notes of your architecture modifications in the process of optimization. Consider, but don't obsess, over area usage when optimizing (keep records though).

You will be graded based on the best mmult performance you were able to achieve, but more critically on how many design points you explored.

# 5 Grading and Extra Credit

All groups must complete the final checkoff by May 05, 2021. If you are unable to make the deadline for any of the checkpoints, it is still in your best interest to complete the design late, as you can still receive most of the credit if you get a working design by the final checkoff.

# 5.1 Checkpoints

We have divided the project up into checkpoints so that you (and the staff) can pace your progress.

# 5.2 Style: Organization, Design

Your code should be modular, well documented, and consistently styled. Projects with incomprehensible code will upset the graders.

# 5.3 Final Project Report

Upon completing the project, you will be required to submit a report detailing the progress of your EECS151/251A project. The report should document your final circuit at a high level, and describe the design process that led you to your implementation. We expect you to document and justify any tradeoffs you have made throughout the semester, as well as any pitfalls and lessons learned. Additionally, you will document any optimizations made to your system, the system's performance in terms of area (resource use), clock period, and CPI, and other information that sets your project apart from other submissions.

The staff emphasizes the importance of the project report because it is the product you are able to take with you after completing the course. All of your hard work should reflect in the project report. Employers may (and have) ask to examine your EECS151/251A project report during interviews. Put effort into this document and be proud of the results. You may consider the report to be your medal for surviving EECS151/251A.

# 5.3.1 Report Details

You will turn in your project report on Gradescope by May 08, 2021, 11.59PM. The report should be around 8 pages total with around 5 pages of text and 3 pages of figures ( $\pm$  a few pages on each), though this is not a strict limit. Ideally you should mix the text and figures together.

Here is a suggested outline and page breakdown for your report. You do not need to strictly follow this outline, it is here just to give you an idea of what we will be looking for.

- Project Functional Description and Design Requirements. Describe the design objectives of your project. You don't need to go into details about the RISC-V ISA, but you need to describe the high-level design parameters (pipeline structure, memory hierarchy, etc.) for this version of the RISC-V. ( $\approx 0.5$  page)
- **High-level organization**. How is your project broken down into pieces. Block diagram level-description. We are most interested in how you broke the CPU datapath and control down into submodules, since the code for the later checkpoints will be pretty consistent across all groups. Please include an updated block diagram ( $\approx 1$  page).

- Detailed Description of Sub-pieces. Describe how your circuits work. Concentrate here on novel or non-standard circuits. Also, focus your attention on the parts of the design that were not supplied to you by the teaching staff. ( $\approx 2$  pages).
- Status and Results. What is working and what is not? At what frequency (50MHz or greater) does your design run? Do certain checkpoints work at a higher clock speed while others only run at 50 MHz? Please also provide the area utilization. Also include the CPI and minimum clock period of running mmult for the various optimizations you made to your processor. This section is particularly important for non-working designs (to help us assign partial credit). (≈ 1-2 pages).
- Conclusions. What have you learned from this experience? How would you do it different next time? ( $\approx 0.5$  page).
- Division of Labor. This section is mandatory. Each team member will turn in a separate document from this part only. The submission for this document will also be on Gradescope. How did you organize yourselves as a team. Exactly who did what? Did both partners contribute equally? Please note your team number next to your name at the top. ( $\approx 0.5$  page).

When we grade your report, we will grade for clarity, organization, and grammar. Both team members need to submit the Final Report assignment (same report content, but with different writeup for division of labor) to Gradescope.

#### 5.4 Extra Credit

Teams that have completed the base set of requirements are eligible to receive extra credit worth up to 10% of the project grade by adding extra functionality and demonstrating it at the time of the final checkoff.

The following are suggested projects that may or may not be feasible in one week.

- Branch Predictor: Implement a two bit (or more complicated) branch predictor with a branch history table (BHT) to replace the naive 'always taken' predictor used in the project
- 5-Stage Pipeline: Add more pipeline stages and push the clock frequency past 100MHz
- RISC-V M Extension: Extend the processor with a hardware multiplier and divider
- Everything 100MHz or beyond: Push the frequency of the full z1top\_axi (including your xcel\_opt accelerator) to 100MHz or better.
- High-throughput LeNet accelerator: Improve the image processing throughput of your LeNet accelerator (overlap reading new image with processing the current image).

When the time is right, if you are interested in implementing any of these, see the staff for more details.

#### 5.5 Project Grading

80% Functionality at project due date. You will demonstrate the functionality of your processor during the final interview.

- 5% Optimization at project due date. This score is contingent on implementing all the required functionality. An incomplete project will receive a zero in this category.
- 5% Checkpoint functionality. You are graded on functionality for each completed checkpoint. The total of these scores makes up 5% of your project grade. The weight of each checkpoint's score may vary.
- 10% Final report and style demonstrated throughout the project.

Not included in the above tabulations are point assignments for extra credit as discussed above. Extra credit is discussed below:

Up to 10% Additional functionality. Credit based on additional functionality will be qualified on a case by case basis. Students interested in expanding the functionality of their project must meet with a GSI well ahead of time to be qualified for extra credit. Point value will be decided by the course staff on a case by case basis, and will depend on the complexity of your proposal, the creativity of your idea, and relevance to the material taught.

# A Local Development

You can build the project on your laptop but there are a few dependencies to install. In addition to Vivado and Icarus Verilog, you need a RISC-V GCC cross compiler and an elf2hex utility.

#### A.1 Linux

A system package provides the RISC-V GCC toolchain (Ubuntu): sudo apt install gcc-riscv64-linux-gnu. There are packages for other distros too.

To install elf2hex:

```
git clone git@github.com:sifive/elf2hex.git
cd elf2hex
autoreconf -i
./configure --target=riscv64-linux-gnu
make
vim elf2hex # Edit line 7 to remove 'unknown'
sudo make install
```

#### A.2 OSX, Windows

Download SiFive's GNU Embedded Toolchain from here. See the 'Prebuilt RISC-V GCC Toolchain and Emulator' section.

After downloading and extracting the tarball, add the bin folder to your PATH. For Windows, make sure you can execute riscv64-unknown-elf-gcc -v in a Cygwin terminal. Do the same for OSX, using the regular terminal.

For Windows, re-run the Cygwin installer and install the packages git, python3, python2, autoconf, automake, libtool. See this StackOverflow question if you need help selecting the exact packages to install.

Clone the elf2hex repo git clone git@github.com:sifive/elf2hex. Follow the instructions in the elf2hex repo README to build it from git. You should be able to run riscv64-unknown-elf-elf2hex in a terminal.

#### B BIOS

This section was written by Vincent Lee, Ian Juch, and Albert Magyar.

# B.1 Background

For the first checkpoint we have provided you a BIOS written in C that your processor is instantiated with. BIOS stands for Basic Input/Output System and forms the bare bones of the CPU system on initial boot up. The primary function of the BIOS is to locate, and initialize the system and peripheral devices essential to the PC operation such as memories, hard drives, and the CPU cores.

Once these systems are online, the BIOS locates a boot loader that initializes the operating system loading process and passes control to it. For our project, we do not have to worry about loading the BIOS since the FPGA eliminates that problem for us. Furthermore, we will not deal too much with boot loaders, peripheral initialization, and device drivers as that is beyond the scope of this class. The BIOS for our project will simply allow you to get a taste of how the software and hardware layers come together.

The reason why we instantiate the memory with the BIOS is to avoid the problem of bootstrapping the memory which is required on most computer systems today. Throughout the next few checkpoints we will be adding new memory mapped hardware that our BIOS will interface with. This document is intended to explain the BIOS for checkpoint 1 and how it interfaces with the hardware. In addition, this document will provide you pointers if you wish to modify the BIOS at any point in the project.

# B.2 Loading the BIOS

For the first checkpoint, the BIOS is loaded into the Instruction memory when you first build it. As shown in the Checkpoint 1 specification, this is made possible by instantiating your instruction memory to the BIOS file by building the block RAM with the bios151v3.hex file. If you want to instantiate a modified BIOS you will have to change this .hex file in your block RAM directory and rebuild your design and the memory.

To do this, simply cd to the software/bios151v3 directory and make the .hex file by running "make". This should generate the .hex file using the compiler tailored to our ISA. The block RAM will be instantiated with the contents of the .hex file. When you get your design to synthesize and program the board, open up screen using the same command from Lab 5:

screen \$SERIALTTY 115200

or

screen /dev/ttyUSB0 115200

Once you are in screen, if you CPU design is working correctly you should be able to hit Enter and a carrot prompt '>' will show up on the screen. If this doesn't work, try hitting the reset button on the FPGA which is the center compass switch and hit enter. If you can't get the BIOS carrot to come up, then your design is not working and you will have to fix it.

#### **B.3** Loading Your Own Programs

The BIOS that we provide you is written so that you can actually load your own programs for testing purposes and benchmarking. Once you instantiate your BIOS block RAM with the bios151v3.hex file and synthesize your design, you can transfer your own program files over the serial line.

To load you own programs into the memory, you need to first have the .hex file for the program compiled. You can do this by copying the software directory of one of our C programs folders in /software directory and editing the files. You can write your own MIPS program by writing test code to the .s file or write your own c code by modifying the .c file. Once you have the .hex file for your program, impact your board with your design and run:

#### hex\_to\_serial <file name> <target address>

The <file name> field corresponds to the .hex file that you are to uploading to the instruction memory. The <target address> field corresponds to the location in memory you want to write your program to.

Once you have uploaded the file, you can fire up screen and run the command:

#### jal <target hex address>

Where the <target hex address> is where you stored the location of the hex file over serial. Note that our design does not implement memory protection so try to avoid storing your program over your BIOS memory. Also note that the instruction memory size for the first checkpoint is limited in address size so large programs may fail to load. The jal command will change the PC to where your program is stored in the instruction memory.

# B.4 The BIOS Program

The BIOS itself is a fairly simple program and composes of a glorified infinite loop that waits for user input. If you open the bios151v3.c file, you will see that the main method composes of a large for loop that prints a prompt and gets user input by calling the read\_token method. If at any time your program execution or BIOS hangs or behaves unexpected, you can hit the reset button on your board to reset the program execution to the main method. The read\_token method continuously polls the UART for user input from the keyboard until it sees the character specified by ds. In the case of the BIOS, the termination character read\_token is called with is the 0xd character which corresponds to Enter. The read\_token method will then return the values that it received from the user. Note that there is no backspace option so if you make a mistake you will have to wait until the next command to fix it.




Figure 8: BIOS Execution Flow

The buffer returned from the read\_token method with the user input is then parsed by comparing the returned buffer against commands that the BIOS recognizes. If the BIOS parses a command successfully it will execute the appropriate subroutine or commands. Otherwise it will tell you that the command you input is not recognized. If you want to add commands to the BIOS at any time in the project, you will have to add to the comparisons that follow after the read\_token subroutine in the BIOS.

#### B.5 The UART

You will notice that some of the BIOS execution calls will call subroutines in the uart.c file which takes care of the transmission and reception of byte over the serial line. The uart.c file contains three subroutines. The first subroutine, uwrite\_int8 executes a UART transmission for a single byte by writing to the output data register. The second subroutine uwrite\_int8s allows you to process an array of type int8\_t or chars and send them over the serial line. The third routine uread\_int8 polls the UART for valid data and reads a byte from the serial line.

In essence, these three routines are operating the UART on your design from a software view using the memory mapped I/O. Therefore, in order for the software to operate the memory map correctly, the uart.c module must store and load from the correct addresses as defined by out memory map. You will find the necessary memory map addresses in the uart.h file that conforms to the design specification.

#### B.6 Command List

The following commands are built into the BIOS that we provide for you. All values are interpreted in hexadecimal and do not require any radix prefix (ex. "0x"). Note that there is not backspace command.

- jal <hexadecimal address> Moves program execution to the specified address
- lw <hexadecimal address> Displays word at specified address to screen
- lhu <hexadecimal address> Displays half at specified address to screen
- 1bu <hexadecimal address> Displays byte at specified address to screen
- sw <value> <hexadecimal address> Stores specified word to address in memory
- sh <value> <hexadecimal address> Stores specified half to address in memory
- sb <value> <hexadecimal address> Stores specified byte to address in memory

There is another command file in the main() method that is used only when you execute hex\_to\_serial. When you execute hex\_to\_serial, your workstation will initiate a byte transfer by calling this command in the BIOS. Therefore, don't mess with this command too much as it is one of the more critical components of your BIOS.


# B.7 Adding Your Own Features

Feel free to modify the BIOS code if you want to add your own features during the project for fun or to make your life easier. If you do choose to modify the BIOS, make sure to preserve essential functionality such as the I/O and the ability to store programs. In order to add features, you can either add to the code in the bios151v3.c file or create your own c source and header files. Note that you do not have access to standard c libraries so you will have to add them yourself if you need additional library functionality.


# C Debugging with Vivado Integrated Logic Analyzer

Vivado Integrated Logic Analyzer (ILA) features board-level debugging: you will be able to load your bitstream, run your FPGA, interact with the board via external IO sources (buttons, keys pressed, UARTs, etc.), and observe the waveform updated in real time! This could help you to catch bugs that might not be visible during simulation, since now you actually run your implementation on the FPGA. This powerful feature also helps you in situations where your FPGA has to interface with an external source (such as the off-chip DRAM memory), and you are uncertain if its behavior meets your assumption. This section aims to give you a short walkthrough to how to use Vivado ILA to debug your AXI Read and Write logic in your Accelerator. To learn more about Vivado ILA, refer to Vivado Programming and Debugging.


Inspect the file src/accelerator/axi\_mm\_adapter.v. Some AXI signals are annotated with (\* mark\_debug = "true" \*). This tells Vivado not to trim or optimize away these signals, and that they can be monitored/probed during debugging session. Open your Vivado project in GUI mode (make sure your project finished the Synthesis step). In the Flow Navigator panel, under Synthesis, click Set Up Debug.



A wizard pops up to help you setup your debugging session. Click *Next*. The list of signals marked with debug attributes are shown. You can also add other signals in this wizard by selecting *Find Nets to Add*. Notice the clock domain for each signal: this clock is used to sample debug data for the signal. Click *Next*.



In this wizard, we will set the depth of the captured data (number of debug/captured data items) for our debugged signals. The bigger the depth value, the more debug data (or the longer the runtime) can be captured. However, since a debug core uses Block RAMs to store the captured data, your implementation might run out of on-chip memory storage if you set the depth too big. The debug cores actually consume resources; they are not free, so you should always be mindful of the current resource utilization of your design. In addition, make sure Capture control and Advanced trigger are checked. Hit Next, and finally hit Finish on the Set up Debug Summary page to close the wizard.




Now, we generate a new bitstream with the debug ILA cores: Generate Bitstream. Vivado will ask where we should save the debug constraints. Select Create a new file as in the following picture to avoid overwriting the existing constraint file. Click OK to finish the debug setup.




After bitstream generation, we connect and program the FPGA as usual. This time, you will see that, in addition to the bitstream file, we also load the debug probes file. But before doing that, we need to initialize the ARM core (or the Zynq PS) by running the following command

#### make init-arm


Otherwise, this would not work, since our logic receives the clock signal from the Zynq PS.




The waveform pane will show up after we program the FPGA with the probes file. This waveform window looks like the Simulation waveform window, but the cool thing is that we can setup trigger event to ignite the transitions of the signals we are concerning with. To do so, in the  $Trigger\ Setup\ -\ hw\_ila\_1$  pane, click the plus button to add probes.




Select the signal wlast from the popped-up window. Now, we will set the trigger condition. Also in the *Trigger Setup - hw\_ila\_1* pane, select 1 (logical one) for the Value column. The remaining columns can be kept unchanged. Essentially, we are comparing wlast to 1: if the comparison is true (the last write data of an AXI Write transaction is sent to the bus), this will trigger the ILA cores.



Now, in the *Status - hw\_ila\_1* pane, click the play button ("Run trigger for this ILA core"). It runs until waiting for trigger (50%). To complete the core execution, we will provide a **real** trigger. To that end, the **software/axi\_test** program is used as a demo. Go to **software/axi\_test**, do make run to load the assembly instruction of the program to your CPU's Memory blocks. Then open the screen program, and do jal 10000000 to execute the program.



This will start the DMA execution, which in turn sends the AXI write transaction, and then triggers the ILA core. Now you will see the waveform updated! This is all happening when your PYNQ board is actually running.



Let's take a closer look at the waveform to understand what just happened. The red marker indicates when the triggger condition is met (i.e, wlast became HIGH). On the write transaction, we can see a burst write of four 32-bit data items. This matches what is written in the axi\_test program, as we are sending an array of 16 8-bit items on the 32-bit AXI data bus. On the read transaction, a burst read of four 32-bit data items is received, which confirms our expectation from the software program too. Also notice that latency between the read request fire (valid and ready are both HIGH) and the first read data response fire (from the second blue marker to the yellow marker). This is the off-chip read latency from the DRAM to our DMA engine on the FPGA (roughly 32 cycles in this case).



We can also observe that the read data matches the write data.




Try modifying the axi test program to test different scenarios until you understand how the bus works (e.g., increasing the DMA transfer length, or sending/receiving 32-bit data instead of 8-bit). Hopefully this example demonstrates to you how to use ILA to get meaningful messages in real time to debug your implementation.

# D Using Vivado IP Integrator for Block Design with Zynq Processing System


This appendix shows you how to use Vivado IP Integrator (IPI) to build a Vivado project for Checkpoint 3 that involves the Zynq Processing System IP.

As with many other Xilinx Zynq System-on-Chip platforms, the Zynq chip of our PYNQ-Z1 board consists of the Processing System part (PS) and the Programmable Logic part (PL) loosely coupled via the AXI bus. The Zynq PS contains the ARM cores controlling many hardware peripheral blocks as well as interfacing with the off-chip DRAM. For a user logic implemented in the PL, to communicate with the off-chip DRAM, it needs to talk to the Zynq PS using the AXI protocol. The user logic acts as an AXI master (initiates the bus transaction), and the Zynq PS is an AXI slave (services the transaction). To achieve high memory bandwidth, the Zynq PS provides four High-Performance AXI slave ports (HP). In some cases, an application running on the ARM cores may want to control or check the status of the user logic in the PL; that could be done with a lighter and low-bandwidth AXI bus (AXI-Lite) managed by the Zynq PS's general-purpose port (GP). This is the typical accelerator offload execution model in which a host processor offloads compute-intensive tasks to an accelerator (implemented in the Programmable Logic); there are numerous PYNQ design examples following this practice from which you can learn more if you're interested.




The setting in Checkpoint 3 is similar to this model in some sense. However, we use the RISC-V processor implemented in Checkpoint 2 instead of the ARM cores as the host processor to control the accelerator (xcel) and the DMA engine; the ARM processors are merely used to initialize the network data (images, weights, labels) in the main memory. Since the RISC-V core is implemented in the PL, we often refer to the term *soft processor* to distinguish it from the *hard processors* such as ARM cores.


We begin by creating a Vivado project as usual, then add all the source files under hardware/src (excluding hardware/src/zltop.v and hardware/src/clk\_wiz.v). Next, click *Open Block Design* under *IP Integrator*. Type the Design name (or just leave the default name), then click *OK*.




Next, on the Block Design canvas, right click, then type Zynq Processing System so that it appears on the drop-down menu, then add it to the canvas.




On the green bar of the canvas, click on  $Run\ Block\ Automation$ . A window will pop up, just click OK to apply the default setting. This step automates the connection of the Zynq PS IP with the DDR as well as applying the board preset parameters defined in the board files.




We can customize the Zynq IP by double-clicking on the IP. In the popped-up window, select tab PS-PL Configuration, expand the tab HP Slave AXI Interface, make sure to tick the S AXI HPO Interface. This will enable the HPO slave port of the IP. And since we are not using the ARM cores to control the accelerator, the General Purpose port is not necessary, so we can untick that option under the tab AXI Non Secure Enablement  $\rightarrow$  GP Master AXI Interface.






Be sure to set the clock frequency of the Zynq PS as well, since the Zynq PS will generate the clock signal for the modules implemented in the programmable fabric. Also in the Re-customize IP window, select Clock Configuration  $\rightarrow$  PL Fabric clock, set the FCLK\_CLKO clock requested frequency to 50MH (or any target clock you want to apply).




After we're done with the Zynq PS IP customization, click OK to apply the changes.


Next, add our source files to the Block Design canvas. Under the Sources pane, right click on z1top\_axi, then choose Add Module to Block Design. This will add z1top\_axi to the Block Design canvas.




Vivado will suggest some design assistance in the green bar. Click on Run Connection Automation, then tick all the boxes in the popped-up window as follows to let Vivado manage the connections between the IPs and our zltop\_axi module, then hit OK to close the window.




The block connection should look like this. The AXI interface of the z1top\_axi module connects to port S-HPO of the Zynq PS via the SmartConnect IP. The SmartConnect IPs handles data-width conversion as well as protocol conversion (AXI4  $\leftrightarrow$  AXI3) to ensure that the bus transactions get requested and responsed correctly between the connected modules. There's another IP block named Processor System Reset which essentially generates the proper reset signal for the AXI bus logic of the IPs and ensures everything synchronized properly with the Zynq PS.




Next, double click on the AXI interface of the z1top\_axi: aximm to customize it. In the Frequency field, change the default value to 50000000 to match the requested clock frequency from the Zynq PS. This step is needed, otherwise Vivado will complain about frequency mismatch between different modules.




Next, click on the ports CLK\_125MHZ\_FPGA, BUTTONS [3:0], SWITCHES [1:0], LEDS [1:0]. Right click and select *Make External*. Vivado will create the block design's input and output pins connectting to those ports. Rename the external IO ports (drop the suffix \_0) to match the port names defined in the constraint file.




Next, under the Sources pane, right click on the block design file (design\_1), select Create HDL Wrapper to create an RTL wrapper for the block design. Just let Vivado manage wrapper and auto-update.




Switch to the tab Address Editor, check if the AXIMM port of our user logic is mapped properly to the DRAM's memory address space.



The final block design should be as follows.




Click the Validate Design button to validate the design to see if there is any outstanding issue. We can safely ignore the warning related to the SmartConnect IP on the common clock source. Save the design and generate the bitstream as how we usually do. After the bitstream is generated, we need to generate the Hardware Description File (hdf) so that we can bootstrap the ARM processors later. Click  $File \rightarrow Export \rightarrow Export \, Hardware$ . Save the file to hardware/bitstream\_files/sdk.



Next, under the TCL Console, type the command

exec unzip -o bitstream\_files/sdk/design\_1\_wrapper.hdf -d bitstream\_files/sdk



to extract the files needed to bootstrap the ARM cores. Then we can run

# make init-arm

This script will initialize the Zynq PS with the ps7 files generated from the Hardware Description file, including setting the clock frequency as requested when we configure the Zynq PS, among other things. It then launches the baremetal binary application arm\_baremetal\_app/system/Debug/system.elf to initialize the network weights, images, and labels to the DRAM.

The final step is programming the FPGA with the generated bitstream as usual.

Remember that whenever you change a source file, click **Refresh Changed Modules** in the Block Design window so that the changes are effective when you implement your design the next time. Also note that we only need to run the script <code>init-arm</code> whenever a new clock is applied (and hence a new set of ps7 files), or the board is just turned on.