


In this Chapter • Sequential circuit design models • Design examples: • registers, counters, sequence recognizer • Sequential circuit timing • Interfacing sequential circuits


Sequential Circuit as a Finite State Machine (FSM)


- Requires flip-flop(s) to save circuit state
- Requires combinational circuit(s) to generate next circuit state and output(s)
- Two types of combinational circuits:
 - Functions of the circuits cannot be determined in advance
 - FSM design is modeled with a finite state diagram (FSD) $\,$
 - Functions of the circuits can be determined in advance
 - E.g., MUX, adder, ALU
 - No need for an FSD


Diolect Looks During and Commune Oppositation with Commune Architecture for Security


A simple design Example (Parallel-load register with enable) • Assume unknown combinational circuit 1. Design 1-bit register 1st • We have seen D flip-flop with enable in Ch4 • Here, the flip-flop formally modeled as FSD (next slide) 2. Combine register slices to create 4-bit register below • enable, clk, _reset connect to all













Moore Sequence Recognizer ("101") • FSD has 4 states (4 bobbles) • E.g., labeled A to D • E.g., A being the initial state • D being the acceptance state where output z becomes 1 • z is called Moore output • Le., synchronized to clk, can only change on clk edge


Ways to encode FSM states Binary encoded states Assign unique binary numbers to states (each bobble in FSD) Advantage: Minimum number of flip-flops Disadvantage: More complex combinational circuits One hot design Use one flip-flop per state Only one flip-flop is set during each clock cycle Disadvantage: Requires maximum number of flip-flops Advantage: Less complex combinational circuits Better with PLDs (e.g., FPGAs)











Mealy Sequence Recognizer ("101") Requires 3 states E.g., labeled A to C Binary encoded states results in one unknown state D Output z assigned to arcs z called Mealy output synchronized to both clk and input x If x changes, z can change before clk edge

















Hamming Coding Scheme and Error Detection • Example: Consider 7-bit Hamming codes with 4-bit data 1001 • Use set of XOR gates to generate three parity bits P₁ = d₁@d₂ded₂ P₂ = 1001100, p4p2p1 = 100 P₁ = d₂@d₂ded₂ P₂ = d₂@d₂ded₂ P₂ = 4@d₂ded₂ P₂ = 4@d₂d₂ded₂ P₂ = 4@d₂ded₂ P₂ = 4

