Chapter 6 SEQUENTIAL CIRCUITS: LARGE DESIGNS

In this chapter

- Recall from Ch1:
 - Complex sequential circuit = data path + control unit
- Data path types
- Control unit types
- Performance parameters
- Design examples
 - Unsigned sequential multiplier
 - 2's complement sequential multiplier
 - A simple GPU

Complex Data Paths

- Include combinational circuit modules
 - ALU, MUXs, decoders, wired-logic, etc.
 - Sometimes custom combinational circuits
- Include small sequential modules
 - · Registers and counters
 - Sometimes custom sequential circuits
- Can include buses
 - With buffers and tristate buffers
- Include wires for interconnecting the modules creating multiple paths for data
 - Each path identifies a unique data path operation
 - Computation, memory access, etc.

Control Units

- 1. Monitor events as input signals
 - External event signals
 - E.g., an "start" signal that starts a task performed on the data path
 - Data path event signals
 - Arithmetic overflow flag signal
 - A counter reaching a target value
- Generate control as output signals
- · Signals to control data path modules
- E.g., ALU function signals, MUXs' selection signals, register enable
- Signals to other interfacing modules (if any)
- E.g., A "done" signal when done completing a task

Register Transfer Notation (RTN)


- Formally describes a data path operation
- May use an arbitrary or an HDL syntax
- Examples:
 - CNTR \leftarrow CNTR + 1 //incrementing counter
 - CNTR <= CNTR + 1; //Verilog HDL
 - $R \leftarrow R[7]//R[7:1]$ //Arithmetic right shift
 - R <= R >>> 1; //arithmetic right shift (Verilog)
 - $R \le \{R[7], R[7:1]\};$ //arithmetic right shift (Verilog)
 - $M[x] \leftarrow R$; //memory transfer (write) • $R \leftarrow M[x]$; //memory transfer (read)
 - Etc.

Data Path Types


- Single-cycle
 Performs an operation specified by one or more RTNs during a single clock cycle
 Uses more hardware but simple controller
 Can be the lowest (e.g., execute a program)


- Performs an operation specified by one or more RTNs using multiple clock cycles Uses less hardware but more complex controller Operations have hardware modules Faster than single-cycle


- Operates like an assembly line Efficient when performing stream of operations
- Stream of instruct Stream of FLOPs
- Multiple clock cycles per operation
- Concurrent processing More hardware like single-cycle
- High performance




1. Single-Cycle Data Path 1. One clock cycle to perform R ← A + B + C + D or R ← A + B + C - D 2. Hardware required • two adders • One adder/subtractor • One register 3. Controller required • A mode signal deciding A + B + C + D or A + B + C - D • Estimated data path clock period = ? τ ≥ 2Δ_{ADD} + Δ_{ADD/SUB} + τ_{st} + τ_{eq} + τ_{es}









Speedup (Pipelining vs. Single-cycle)

• N tasks: $A_i + B_i + C_i \pm D_i$ for i = 0 to N-1

$$Speedup = \frac{T_{single-cycle}}{T_{pipeline}}$$

Assume $\tau_{\text{single-cycle}} \sim K \tau_{\text{pipeline}}$

• For N = 3 and k = 3, speedup = ?

• For N = 1000, k = 3, speedup = ? 2.99

• For very large N? (e.g., as $N \to \infty$) Speedup approaches k, the number of stages

Efficiency of Pipelining

• N tasks: $A_i + B_i + C_i \pm D_i$ for i = 0 to N-1

$$Efficiency = \frac{Speedup}{K}$$

• For N = 3 and k = 3, Efficiency = ?

• For N = 1000 and k = 3, Efficiency = ? 99.8%

• For very large N? (e.g., as $N \to \infty$)

Throughput of Pipelining

• N tasks: $A_i + B_i + C_i \pm D_i$ for i = 0 to N-1

$$Throughput = \frac{N}{T_{pipeline}}$$

For N = 3 and k = 3, the throughput is about? 0.6 τ^{-1}

For N = 1000 and k = 3, the throughput is about? 0.998 τ -1

Throughput as $N \to \infty$?

- MIPS
- E.g., 100 MIPS CPU FLOPS

- FLOPS

 E.g., 1T FLOPS system

 Benchmarks, more typical

 SPEC CPU2006 for measuring performance of computer systems

 SPEC/wewperf for measuring performance of computer-graphic systems

Types of Control Units

- 1. Modeled as FSD for multi-cycle data paths
- **Micro-programmed Control** (programmable)
 - Easy to modify after implementation
 - Also used if FSD would be very large
- 3. Pipeline control for pipelined data paths

1. FSD-based Control Unit • Design steps:

- 1. Draw FSD for the controller
 - Assume CU triggered by external signal
 - 4 clock cycles to perform $A + B + C \pm$
- Specify data path operations with RTNs
- Complete design (assuming all structural)
 - Determine specific data path control signals
 - Draw detailed block diagram the controller
 - Construct truth tables
 - Find minimal expressions


Combine with data path to complete design

2. Microprogrammed Control


- Described as a program


 - · RTNs specifies data path operations
 - · Branching changes program flow
- Tree pieces of hardware:
 - A 2-function counter, called microprogram counter (MPC)
 - · A memory called control memory (CM) stores microinstructions representation in binary
 - A MUX controls the functions of MPC


3. Pipeline Control • As oppose to other two controllers, signals are generated at same time but applied to data path at different times • Example, signal mode enters pipeline but not used until stage 3



Circuit Power Consumption • Power is energy consumed over time • 1 Watts = Amounts of Joules consumed in one second • During each clock period some signals make 1-0 and some 0-1 transitions • Energy consumed for all 0-1 transitions during one clock period: $E_{Dynamic} = \frac{1}{2}C_{Total} V_{DD}^2 \text{ Joules}$ • Power consumed during one clock period $P_{Dynamic} = \frac{E_{Dynamic}}{\tau} = \frac{1}{2}C_{Total} V_{DD}^2 f \text{ watts}$ • Signals not changing during clock period consume only static power $P_{Static} = V_{DD} I_{DD}$ $I_{DD}, \text{DC} \text{ or leakage current}$









$\begin{array}{c} \textbf{Multiplier Algorithm} \\ \textbf{A} \leftarrow \textbf{A_value}; \textbf{B} \leftarrow \textbf{B_value}; \textbf{P} \leftarrow \textbf{0}; \textbf{CNTR} \leftarrow \textbf{0}; \\ \textbf{Do} \\ \textbf{if}(\textbf{B}[\textbf{0}] = \textbf{1}) \\ \textbf{P} \leftarrow \textbf{P} + \textbf{A}; \\ \{\textbf{P}, \textbf{B}\} \leftarrow \{\textbf{P}, \textbf{B}\} \gg \textbf{1}; \\ \textbf{CNTR} \leftarrow \textbf{CNTR} + \textbf{1}; \\ \textbf{While CNTR} < \textbf{n} \end{array}$

Design Entry Options (Data Path + FSD-based Controller) Option I: All structural • Design all modules at gate level • Recommended for schematic-only design tools Option II: Hybrid • Behavioral models for modules • Combine modules to create structural model Option III: All behavioral • Behavioral model of NSG • Behavioral model of OG • Describes data path • OG not combinational circuit in this case • Behavioral model of FFs





Multiplier Model (All Behavioral) One module with five "always" blocks: Model of synchronization FF Model of done-Moore FF Combination circuit model of controller NSG Model of OG as data path (sequential circuit) Model of controller FFs

