

In this Chapter Instruction set architecture (ISA) defined Instruction execution cycle Types of ISA CPU data path design examples Performance parameters Performance improvement techniques

Instruction Set Architecture (ISA)

- Defines CPU data path in terms of RTNs for set of instructions
- Defines different types of instructions and addressing modes as instruction set
 - Data movement instructions
 - Data manipulation instructions
 - Program-flow instructions
- Instructions sufficient to translate high-level language programs to assembly language programs

Digital Logic Design and Computer Organization with Computer Architecture for Security

From high level language program to execution

- Compiler: Translates program to assembly instructions
- Assembler: Translates instructions to machine instructions (binary)
- Linker: Links with external routines to create executable program
- Loader: Loads executable codes to memory for execution
- CPU: Fetches instructions and data from memory and executes instructions
 - Known as Instruction Cycle

Digital Logic Design and Computer Organization with Computer Architecture for Security

Instruction Cycle (Data path has four main tasks) • Fetch: Gets next sequential instruction from instruction memory (a cache) • Decode: Figures out what control signals should be generated • Execute: Data path performs RTNs required by instruction • May access data memory (another cache) • Writes Results: Stores obtained result (typically one, if any) in register

Addressing Modes and Syntax Examples • Immediate Operand immediately available from instruction E.g., Add R1, 9 Operand is register content E.g., ADD R1, R2 //R1 ← R1 + R2 Register direct Operand directly read from memory; address is register content • E.g., ADD R1, (R2) $//R1 \leftarrow R1 + M[R2]$ Register indexed Operand is an array element //R1 ← R1 + MIR2 + 91 • E.g., ADD R1, R2, (9)

Types of ISA (1) Arithmetic instructions have no explicitly declared · Operands are on stack inside CPU • E.g., ADD //Stack[top] ← Stack[top] + stack[top-1] • Example: A = B * (C + D); Requires converting statement into reverse polish notation CD+B*=A

- Reverse polish notation converted to assembly program
- Program?
- Short instructions (advantage)
- Stack as LIFO buffer (disadvantage)

Types of ISA (2) Accumulator-ISA One of the operands is a known register, called accumulator (Acc) Second operand is immediate or data from memory Acc always destination register $//Acc \leftarrow Acc + 9$ • E.g., ADD 9 • E.g., ADD (9) //Acc ← Acc + M[9] Example: A = B * (C + D);Program? Simple data path, less hardware (advantage) Acc bottleneck (disadvantage) • E.g., A = (C + D) * (E - F);

Types of ISA (3)

- CISC (complex instruction set computer):
 - Many simple and complex instructions
 - Multiple addressing modes

 - Many working registers (e.g., 16)
 Recent results kept inside CPU in registers

 - Example: A = B * (C + D);

 - Complex instruction set (advantage)
 - Fewer instructions per progra
 - Complex instruction set (disadvantage)
 - Complex data path

 - Limited pipelining of instruction cycle
 Many instructions and addressing modes seldom used

Types of ISA (4)

- RISC (reduced instruction set computer):
 - Arithmetic instructions cannot access memory
 - Many more working registers (e.g., 32)
 - · Implements only most commonly used instructions
 - 3-operand instructions
 - E.g., ADD R3, R1, R2
 - E.g., ADD R2, R1, 9 //R2 ← R1 + 9
 - Only LD and ST instructions access memory • Example: A = B * (C + D);
 - Simpler and highly pipelined data path (advantage)
 - · Requires compiler optimization to increase efficiency
 - The architecture of all modern processing cores


Machine Instruction Format (Examples)


1:ADD Op-code 2: ADD 9 Op-code I data Op-code RI r data CISC: 3: ADD R1, -9 CISC: 4: ADD R1 (9) Орсоde RD г address Op-code RX r1 r2 address Op-code RR r1 r2 7; ADD R1, R2, R3 Opcode RR r1 r2 r3 RISC:


Design Example: Acc-ISA


- We start with example high-level language program
- Design instruction set for example program
- Generate assembly program
- Generate binary machine instructions
- Create Acc-ISA data path
- Model in HDL
- Simulation results


Example Program int array[8]; int i, sum; sum = 0; for (i = 0; i < 8; i++) sum = sum + array[i]; • Acc-ISA instruction set? • Create a list of Acc-ISA instructions to translate the program to assembly language program






























































Other ways to increase CPU **Throughput (2)**

- Multithreading
 - A. Switch to another thread when one thread causes cache miss
 - Simple, less hardware (advantage)
 - Thread execution may be delayed (disadvantage)
 - Pipeline flush on every switch (disadvantage)
 - B. Switch threads on every cycle and on cache miss
 - More even execution of threads
 - Threads would be waiting for their turn (disadvantage)
 - C. Simultaneously executing instructions from the threads
 Enables thread-level parallelism (TLP)
- CPU executes multiple (e.g., 2) threads concurrently
- Increases overall IPC, not IPC of each program
- Improves system performance