

Chapter 6

SEQUENTIAL CIRCUITS: LARGE DESIGNS

Digital Logic Design and Computer Organization with Computer Architecture for Security

1

In this chapter

- Recall from Ch1:
 - Complex sequential circuit = data path + control unit
- Data path types
- Control unit types
- Performance parameters
- Design examples
 - Unsigned sequential multiplier
 - 2's complement sequential multiplier
 - A simple GPU

Digital Logic Design and Computer Organization with Computer Architecture for Security

2

Complex Data Paths

- Include combinational circuit modules
 - ALU, MUXs, decoders, wired-logic, etc.
 - Sometimes custom combinational circuits
- Include small sequential modules
 - Registers and counters
 - Sometimes custom sequential circuits
- Can include buses
 - With buffers and tristate buffers
- Include wires for interconnecting the modules creating multiple paths for data
 - Each path identifies a unique data path operation
 - Computation, memory access, etc.

Digital Logic Design and Computer Organization with Computer Architecture for Security

3

Control Units

- Monitor events as input signals
 - External event signals
 - E.g., an "start" signal that starts a task performed on the data path
 - Data path event signals
 - Arithmetic overflow flag signal
 - A counter reaching a target value
 - Etc.
- Generate control as output signals
 - Signals to control data path modules
 - E.g., ALU function signals, MUXs' selection signals, register enable signals, etc.
 - Signals to other interfacing modules (if any)
 - E.g., A "done" signal when done completing a task

Digital Logic Design and Computer Organization with Computer Architecture for Security

4

Register Transfer Notation (RTN)

- Formally describes a data path operation
- May use an arbitrary or an HDL syntax
- Examples:
 - $CNTR \leftarrow CNTR + 1$ //incrementing counter
 - $CNTR \leq CNTR + 1;$ //Verilog HDL
 - $R \leftarrow R[7]/R[7:1]$ //Arithmetic right shift
 - $R \leq R >> 1;$ //arithmetic right shift (Verilog)
 - $R \leq \{R[7], R[7:1]\};$ //arithmetic right shift (Verilog)
 - $M[x] \leftarrow R;$ //memory transfer (write)
 - $R \leftarrow M[x];$ //memory transfer (read)
 - Etc.

Digital Logic Design and Computer Organization with Computer Architecture for Security

5

Data Path Types

- Single-cycle
 - Performs an operation specified by one or more RTNs during a single clock cycle
 - Uses more hardware but simple controller
 - Can be the lowest (e.g., execute a program)
- Multi-cycle
 - Performs an operation specified by one or more RTNs using multiple clock cycles
 - Uses less hardware but more complex controller
 - Operations share hardware modules
 - Faster than single-cycle
- Pipelined
 - Operates like an assembly line
 - Efficient when performing stream of operations
 - Stream of instructions
 - Stream of FLOPs
 - Etc.
 - Multiple clock cycles per operation
 - Concurrent processing
 - More hardware like single-cycle
 - High performance

Digital Logic Design and Computer Organization with Computer Architecture for Security

6

Design Example (Comparing different data paths)

- **Problem:** Consider two complex RTNs:
 - $R \leftarrow A + B + C + D$ and $R \leftarrow A + B + C - D$
- Each called **fused** for involving three or more operands
 - 3-operand fused instructions common in some modern processors
 - E.g., Intel's multiply-add instruction
 - $R \leftarrow A + B * C$
 - Useful for matrix operations (e.g., matrix multiplication)
 - One instruction instead of two
 - FMA vs. FMUL and FADD
- **Advantage of fused RTN:**
 - Reduces arithmetic rounding errors (refer to FP arithmetic)
 - Reduces number of instructions
- **Complex fused RTNs application**
 - Consider reconfigurable CPU

Digital Logic Design and Computer Organization with Conit Ispiter Architecture for Security

7

1. Single-Cycle Data Path

1. One clock cycle to perform $R \leftarrow A + B + C + D$ or $R \leftarrow A + B + C - D$
 2. Hardware required
 - two adders
 - One adder/subtractor
 - One register
 3. Controller required
 - A *mode* signal deciding $A + B + C + D$ or $A + B + C - D$
- Estimated data path clock period = ?

$$\tau \geq 2\Delta_{\text{ADD}} + \Delta_{\text{ADD/SUB}} + \tau_{\text{st}} + \tau_{\text{cq}} + \tau_{\text{cs}}$$

Digital Logic Design and Computer Organization with Conit Ispiter Architecture for Security

8

2. Multi-Cycle Data Path

- One or more clock cycles per RTN
 - Divide complex RTNs into simple ones
 - Multiple clock cycles to perform $R \leftarrow A + B + C + D$ or $R \leftarrow A + B + C - D$
- More complex controller
 - Operations are done in steps
- Less hardware
 - One adder/subtractor, two MUXs, and a register
 - Data path modules used multiple times
 - E.g., adder/subtractor module used 3 times
- Estimated data path clock period = ?

Example

Cycle 1: $R \leftarrow A$
 Cycle 2: $R \leftarrow R + B$
 Cycle 3: $R \leftarrow R + C$
 Cycle 4: if *mode* == 0 then
 $R \leftarrow R + D$
 else
 $R \leftarrow R - D$

$$\tau \geq \Delta_{\text{MUX1}} + \Delta_{\text{ADD/SUB}} + \Delta_{\text{MUX2}} + \tau_{\text{st}} + \tau_{\text{cq}} + \tau_{\text{cs}} \quad \text{Smaller than } \tau_{\text{single-cycle}}$$

Digital Logic Design and Computer Organization with Conit Ispiter Architecture for Security

9

3. Pipelined Data Path


- Three clock cycles per RTN
 - Cycle 1: $X = A + B$
 - Cycle 2: $Y = X + C$
 - Cycle 3: $R = Y \pm D$
- Hardware similar to single-cycle except organized into stages
- Efficient when performing $A_i + B_i + C_i \pm D_i$ for $i = 0$ to $N-1$ for large N
- Requires less total time to complete a job
- Estimated clock period = ?

$$\tau \geq \Delta_{\text{ADD/SUB}} + \tau_{\text{st}} + \tau_{\text{cq}} + \tau_{\text{cs}} \quad \text{Smaller than } \tau_{\text{single-cycle}} \text{ and } \tau_{\text{multi-cycle}}$$

Digital Logic Design and Computer Organization with Conit Ispiter Architecture for Security

10

Charting Pipeline Behavior



Digital Logic Design and Computer Organization with Conit Ispiter Architecture for Security

11

Performance Parameters

- **Processing time (T)**
 - Time required to perform a job (e.g., N tasks)
- **Speedup**
 - Calculated as a ratio
 - $\frac{T_{\text{slow}}}{T_{\text{fast}}}$, T of slower system divided by T of faster system
 - E.g., System A is 1.5 times faster than system B
- **Efficiency**
 - Calculated as a ratio
 - $\frac{S}{S_{\text{ideal}}}$, speedup divided by ideal speedup
 - E.g., 100% efficiency when all hardware modules utilized all the time
- **Throughput**
 - Calculated as ratio
 - $\frac{N}{T}$, Number of tasks performed divided by T
 - E.g., number of tasks performed per second

Digital Logic Design and Computer Organization with Conit Ispiter Architecture for Security

12

Speedup (Pipelining vs. Single-cycle)

- N tasks: $A_i + B_i + C_i \pm D_i$ for $i = 0$ to $N-1$

$$\text{Speedup} = \frac{T_{\text{single-cycle}}}{T_{\text{pipeline}}} \quad \text{Assume } \tau_{\text{single-cycle}} \approx K \tau_{\text{pipeline}}$$

- For $N = 3$ and $k = 3$, speedup = ? 1.8
- For $N = 1000$, $k = 3$, speedup = ? 2.99
- For very large N ? (e.g., as $N \rightarrow \infty$) Speedup approaches k , the number of stages

Digital Logic Design and Computer Organization with Conslipster Architecture for Security

13

Efficiency of Pipelining

- N tasks: $A_i + B_i + C_i \pm D_i$ for $i = 0$ to $N-1$

$$\text{Efficiency} = \frac{\text{Speedup}}{K}$$

- For $N = 3$ and $k = 3$, Efficiency = ? 60%
- For $N = 1000$ and $k = 3$, Efficiency = ? 99.8%
- For very large N ? (e.g., as $N \rightarrow \infty$) 100%

Digital Logic Design and Computer Organization with Conslipster Architecture for Security

14

Throughput of Pipelining

- N tasks: $A_i + B_i + C_i \pm D_i$ for $i = 0$ to $N-1$

$$\text{Throughput} = \frac{N}{T_{\text{pipeline}}}$$

- For $N = 3$ and $k = 3$, the throughput is about? $0.6 \tau^{-1}$
- For $N = 1000$ and $k = 3$, the throughput is about? $0.998 \tau^{-1}$
- Throughput as $N \rightarrow \infty$? τ^{-1} or f
- Standards
 - MIPS
 - E.g., 100 MIPS CPU
 - FLOPS
 - E.g., 1T FLOPS system
 - Benchmarks, more typical
 - SPEC CPU2006 for measuring performance of computer systems
 - SPECviewperf for measuring performance of computer-graphic systems

Digital Logic Design and Computer Organization with Conslipster Architecture for Security

15

Types of Control Units

- Modeled as FSD for multi-cycle data paths
- Micro-programmed Control (programmable)
 - Easy to modify after implementation
 - Also used if FSD would be very large
- Pipeline control for pipelined data paths

Digital Logic Design and Computer Organization with Conslipster Architecture for Security

16

1. FSD-based Control Unit

- Design steps:

- Draw FSD for the controller
 - Assume CU triggered by external signal *start*
 - 4 clock cycles to perform $A + B + C \pm D$
 - Specify data path operations with RTNs
- Complete design (assuming all structural)
 - Determine specific data path control signals
 - Draw detailed block diagram the controller
 - Construct truth tables
 - Find minimal expressions
 - Combine with data path to complete design

Cycle 1: $R \leftarrow A$
 Cycle 2: $R \leftarrow R + B$
 Cycle 3: $R \leftarrow R + C$
 Cycle 4: if mode == 0 then
 $R \leftarrow R + D$
 else
 $R \leftarrow R - D$

Digital Logic Design and Computer Organization with Conslipster Architecture for Security

17

2. Microprogrammed Control

- Described as a program

- Conditional statements use signal values
- RTNs specifies data path operations
- Branching changes program flow

- Tree pieces of hardware:

- A 2-function counter, called microprogram counter (MPC)
- A memory called control memory (CM) stores micro-instructions representation in binary
- A MUX controls the functions of MPC

Example


```
0: if start == 0 then go to 0;
1: R ← A;
2: R ← R + B;
3: R ← R + C;
4: if mode == 0 then R ← R + D, go to 0;
5: R ← R - D, go to 0;
```

Digital Logic Design and Computer Organization with Conslipster Architecture for Security

18

3. Pipeline Control

- As oppose to other two controllers, signals are generated at same time but applied to data path at different times
- Example, signal *mode* enters pipeline but not used until stage 3




Digital Logic Design and Computer Organization with Conit Ispate Architecture for Security

19

Circuit Energy Consumption

- Energy is a function of capacitance and voltage
- Consider a CMOS NOT gate
- 0-1 transition at output draws energy from power source



$$E_{dynamic}^{0 \rightarrow 1} = \int_{v=0}^{v=V_{DD}} C v dv = \frac{1}{2} C V_{DD}^2 \quad \text{Joules}$$

- 1/2 stored in capacitance
- 1/2 dissipated as heat
- 1-0 transition doesn't draw energy from power source but 1/2 charge in capacitance dissipates as heat

$$E_{dynamic}^{1 \rightarrow 0} = \frac{1}{2} C V_{DD}^2 \quad \text{Joules}$$

Digital Logic Design and Computer Organization with Conit Ispate Architecture for Security

20

Circuit Power Consumption

- Power is energy consumed over time
 - 1 Watts = Amounts of Joules consumed in one second
- During each clock period some signals make 1-0 and some 0-1 transitions
- Energy consumed for all 0-1 transitions during one clock period:

$$E_{dynamic} = \frac{1}{2} C_{Total} V_{DD}^2 \quad \text{Joules}$$

- Power consumed during one clock period

$$P_{dynamic} = \frac{E_{dynamic}}{\tau} = \frac{1}{2} C_{Total} V_{DD}^2 f \quad \text{watts}$$

- Signals not changing during clock period consume only static power

$$P_{static} = V_{DD} I_{DD}$$

I_{DD} , DC or leakage current

Digital Logic Design and Computer Organization with Conit Ispate Architecture for Security

21

Some Ways to Reduce Dynamic Power Consumption

- Reduce total capacitance, C_{Total}
- Reduce supply voltage, V_{DD}
- Reduce clock frequency, f
- Reduce glitches

$$P_{dynamic} = \frac{1}{2} C_{Total} V_{DD}^2 f$$

Digital Logic Design and Computer Organization with Conit Ispate Architecture for Security

22

Power vs. Energy

- Energy is independent of clock frequency
 - Increasing clock frequency increases power, not energy consumption
- Consider two CPUs A and B
 - Suppose A consumes 20% more power but executes a program quicker; requires %40 less time than B
- Which CPU is more energy efficient?


CPU A uses 72% of energy used by CPU B

Digital Logic Design and Computer Organization with Conit Ispate Architecture for Security

23

Unsigned Sequential Multiplier

- Hardware:
 - Three registers A, B, and P
 - A and B are n-bits, P is n+1 bits
 - A Mod n+1 counter (CNTR)
 - An n-bit adder
- Basic algorithm:



- Initialization
 - Load values and clear register P and CNTR
- $P \leftarrow P + A$ if next multiplier bit (b0) is 1
 - Skipping over 0 multiplier bits
- Right shift P // B, increment CNTR
- If not done go to 2
- Else, final product is in P // B

Digital Logic Design and Computer Organization with Conit Ispate Architecture for Security

24

Converting done-Mealy to done-Moore

- Asynchronously de-asserts *done*-Moore when *_reset* or *start_asyn* asserted
- Synchronously asserts *done*-Moore when *done*-Mealy asserted

```
always@(posedge clock or negedge _reset or posedge start_asyn)
begin
    if(_reset == 0 || start_asyn == 1)
        done_moore = 1'b0;
    else
        done_moore <= done; //done = 1 kept for one clock cycle
    end
endmodule
```

Digital Logic Design and Computer Organization with Computer Architecture for Security

31

OG defines data path

```
module umult(
    ....
    assign result = (p[7:0], b);
    //----- The states -----

    parameter Start = 2'b00,
               Check = 2'b01,
               Shift_Inc = 2'b10;


    //----- Output Generator (OG) -----
    always@(posedge clock or _reset)
    begin
        if(!_reset)
        begin
            p <= 0;
            cntr <= 0;
        end
        else
            case(current_state)
            Start: if(start == 1)
                begin // initialize
                    a <= a_value;
                    b <= b_value;
                    p <= 0;
                    cntr <= 0;
                end
            Check: begin
                    if(cntr < 8)
                    if(b[0] == 1)
                        p <= p[7:0] + a;
                    else
                        begin
                            {p, b} <= {p, b} >> 1;
                            cntr <= cntr + 1;
                        end
                    end
                end
            Shift_Inc: begin
                    {p, b} <= {p, b} >> 1;
                    cntr <= cntr + 1;
                end
            endcase
            end
    end
end
```

Digital Logic Design and Computer Organization with Computer Architecture for Security

32

FSD Verification

- Was the FSD description correct?
- Tools can generate FSD from the HDL description for verification purposes




Digital Logic Design and Computer Organization with Computer Architecture for Security

33

Simulation Results

- 0x03 * 0x7f = 0x017d, longer multiplication time
- 0x7f * 0x03 = 0x017d, shorter multiplication time
- Optionally, can implement an initial switching circuit to switch A with B if A < B.



Digital Logic Design and Computer Organization with Computer Architecture for Security

34

2's Complement Multiplier

- Multiplier B and multiplicand A are 2's complement numbers resulting in 2's complement product
- Basic data path operation is $P \leftarrow P + A$ or $P \leftarrow P - A$
- Examines B bits two bits at a time overlapping
- Hardware:
 - Similar to unsigned multiplier except for adder/subtractor
- Algorithm:


```
A ← A_value[n-1]//A_value; B ← B_value/0; P ← 0; CNTR ← 0;
Do
    if(B[1] ⊕ B[0] == 1) //overlapping two bits
        P ← P ± A; //where m = B[1]
    {P, B} ← {P, B} >> 1;
    CNTR ← CNTR + 1;
While CNTR < n
E.g., if B_value = (1111)2s = -1, then P = A * -1 = -A for arbitrary A_value
```

Digital Logic Design and Computer Organization with Computer Architecture for Security


35

2's Complement Multiplier Microprogram Controller

- Multiplier microprogram

0	If start == 0 go to 0;
1	P ← 0, A ← A_value, B ← B_value, CNTR ← 0;
2	If CNTR == n go to 6;
3	If B[1] ⊕ B[0] == 0 go to 5;
4	P ← P ± A;
5	{P, B} >> 1, CNTR ← CNTR + 1, go to 2;
6	done = 1, go to 0;

- Controller



Digital Logic Design and Computer Organization with Computer Architecture for Security

36

2D Virtual Object Rotation

- Rotating object by β degrees requires rotating each vector by β degrees

$$X' = \cos \beta * X - \sin \beta * Y$$

$$Y' = \sin \beta * X + \cos \beta * Y$$

- Implementation requires cosine and sin functions

- More hardware

- CORDIC algorithm simpler

- Can use integer arithmetic

- Addition, subtraction, and left shift for multiplication

- Rotation done in steps

- Factor out $\cos \beta$

$$X' = \cos \beta * (X - \tan \beta * Y)$$

$$Y' = \cos \beta * (\tan \beta * X + Y)$$

- E.g., 55° rotation is done in 4 steps:


- 45°, 7°, 2°, 1°

- Note, $\tan 45^\circ = 1$, $\tan 7^\circ = 1/8$, $\tan 2^\circ = 1/32$, $\tan 1^\circ = 1/64$

- Done in steps results in a gain

$$\text{E.g., for } 55^\circ, \text{ gain is } \frac{1}{\cos 47^\circ \cos 7^\circ \cos 2^\circ \cos 1^\circ}$$

- Rotated object looks bigger



Digital Logic Design and Computer Organization with Con11puter Architecture for Security

37

CORDIC Rotation Algorithm

- Fix number of steps for $|\beta| \leq 90^\circ$

- Rotation can be done in 7 steps

- E.g., for 55°, steps are 45°, 27°, -14°, -7°, 4°, 2°, 1°

- $\tan \beta * X$ and $\tan \beta * Y$ are computed by shifting X and Y by 0 bits in step 1, 2 bits in step 2, ..., and 6 bits in step 7

- An initial rotation of 90° or 180° if $|\beta| > 90^\circ$

- Replace β with $\beta \text{ Mod } 360^\circ$ if $|\beta| > 360^\circ$,

- Algorithm for $|\beta| \leq 90^\circ$:

If $(\beta \geq 0)$

$d = 1$;

else

$d = -1$;

for $(i = 0; i < 7; i++)$

$x = x - d * (y \gg i)$;

$y = d * (x \gg i) + y$;

$\beta = \beta - d * \tan^{-1} 2^{-i}$

//arithmetic right shift (integer division)

// $\tan^{-1} 2^{-i}$ read from table or

//hard coded as 45, 27, 14, 7, 4, 2, 1


endfor

Digital Logic Design and Computer Organization with Con11puter Architecture for Security

38

Pipelined CORDIC Rotation

- Loop unrolling: 7 stages for 7 iterations of the for-loop
- Hard coded rotation angles
- Wired shifts implement integer division
- Simpler controller
 - All stages perform the same computations but operate on different data




Digital Logic Design and Computer Organization with Con11puter Architecture for Security

39

Simulation Result

- Illustrates pipeline vector transformation
- At 1 GHz clock, one billion peak transformations per second
- Typically million vectors per virtual object




Digital Logic Design and Computer Organization with Con11puter Architecture for Security

40

Rotated Virtual Object

- Shows a gain of $1.653 = 1/0.6048$
 - CPU must multiply each new coordinate point by 0.6048 to get the actual size
- New coordinate points include small error due to integer division used in the CORDIC algorithm



Digital Logic Design and Computer Organization with Con11puter Architecture for Security

41