





Microcomputer Architecture (1) 1. Single bus architecture • One bus to interconnect all system components • No distinctions was made between slow and fast components • Today, typically the architecture of small embedded systems • E.g., microcontrollers












Older vs. Modern Systems Older Systems One Device Controller Interface per device Required device installation Also system reboot after installation Required separate cable and connection port per device Supported only limited number of device connections Modern systems Provides "plug and play" installation Automatic detection and driver installation Rebooting not required Uses universal controller interface One controller interface can stablish communication from/to many devices at once Eg., USB Host Controller Interface can potentially can support 127 devices simultaneously



I/O Port Addressing Two addressing mechanisms Port-Mapped I/O (also called Isolated I/O) Port addresses separate from memory addresses Requires separate instructions to access I/O ports E.g. IN and OUT instructions on Intel processors Not common with RISC processors Memory mapped I/O Memory address space partitioned into memory and I/O port address regions Memory access instructions (e.g., LD and ST) also used to access I/O ports Supported by all processors





Device Communication Mechanisms

- Interrupt-driven data transfer

 Devices interrupt processor when requesting service
 - Optimal when there are fewer devices
- Common mechanism in personal computers Programmed data transfer
 - Processor polls each device for service
 - Slow but avoids frequent interruption E.g., Computer controls a factory with many sensors

 - Task can be delegated to another sub-system
 - E.g., USB Host Controller Interface in modern microcomputers
- DMA data transfer
 - Direct data transfer between I/O devices and memory
 - E.g., between disk and memory
 E.g, between USB Host Controller Interface and memory
 - Requires minimum processor involvement


• Example: Configuring keyboard LOOP: IN (Port_1) //get status port NR AND 2 CMP 2 JEQ LOOP //keep checking if IBF = 0 LD ...//configuration command OUT (Port_1) • If IBF = 0 Data or Command buffer TXIRX Module If OBF = 0Scancode buffer full Processor can now read from port

Device Controller Interface Example

(Legacy Keyboard)

Functions of USB Host Controller Interface

- Uses point-to-point packet communication with devices
- Packets from/to all devices are transmitted as several frames
- Each frame contains data from all devices (when possible)
- Frame data are grouped into
 - Interrupt
 - Isochronous
 - Control
 - Bulk (lowest priority)



Direct Memory Access (DMA)

- Basic idea
- OS writes I/O ports in DMA Controller and Device Controller Interface to initiate a DMA transfer
- Once I/O ports are written OS triggers (sets a bit) in the Device Controller Interface to start a DMA transfer
- Both DMA Controller and processor access memory independently reading or writing memory
- Each may need to wait for the other complete memory access
- 4. DMA Controller interrupts processor when DMA transfer completes



Modern DMA controllers


- OS creates a data structure for pending DMA transfers
- OS passes data structure starting address to DMA
- DMA controller processes the data structure, one DMA transfer at a time
- Advantage:
 - Multiple DMA transfers without receiving further instructions from processor
 - OS can indicate how often processor should be interrupted for OS to update the structure
- Other features:
- **Multichannel capabilities**
- Memory-to-memory DMA transfer

Types of Interrupts


- Synchronous interrupts
 - · Also called exception or trap
 - · May happens each time you run a program
 - · Arithmetic overflow
 - Invalid instruction

 - · Typically internal to processor
 - Although "page fault" internal to modern processors is not synchronous
- Asynchronous interrupts
 - Caused by hardware external to processor
 - DMA controller
 - Device Controller Interface


Handling Interruptions Subroutine call vs. Invoking Interrupt Handler (IH) 1 The subroutine address is known Which IH to invoke not known, must be determined CPU status is saved and restored in both cases On Propried Company (a) Propri



interrupt structures eperices are prioritized in hardware Daisy chain Advantage Hardware scalable, can easily add more devices Disadvantage Low priority device may starve Slow, takes time to identify the interrupting device Priority encoder Interrupting device quickly identified Hybrid Organize devices into priority classes



Precise Interruption • How to determine return address • depends on type of interruption • Address of next sequential instruction or address of currently executing instruction • CPU status upon interruption • depends on type of interruption • E.g., when Acc should not be updated upon interruption? • Interrupts are checked in write-back stage



Transaction Organization

- Transactions are communication packets forming a frame
 - Transactions forming a single frame are organized as linked list
 - Frames consisting of only high priority (interrupt and isochronous) transactions are organized as an array
 - Frames consisting of only low priority (control and bulk) transactions are organized as a queue
- All high priority frames are processed 1st
- Low priority frames are processed if there are no outstanding high priority frames

Digital Logic Design and Computer Organization with Computer Architecture for Security

25

