


In this chapter Memory design objectives Memory hierarchy Average latency Cache mapping Cache coherency Virtual memory

Why a Memory System?

No single memory technology exists today that meets design objectives:
High speed (low latency)
SNRAM
SNRAM
Magnetic disk, the slowest
Large capacity
A way size non-volatile (disk and flash) memory is readily available
No cost (e.g., per byte)
No cost (e.g., per byte)
No cost (e.g., per byte)
Le Hard disk and flash memory, the cheapest
SNRAM
SNRAM as cache memory, the most expensive
Other requirements
Law power
Snaul physical size
Error correction

What is the solution to meet the design objective?
Use different memory technologies in hierarchy



Memory Hierarchy
(how it works)

• Disk space for program code and data viewed as virtual memory divided into pages (e.g., 4KB each)

• Code and data pages are copied from virtual memory to physical memory (SDRAM) as needed

• This is known as virtual memory management (later)


• DMA and page-mode SDRAM access accelerate transfers between disk and memory


• Code and data in physical memory divided into blocks


• E.g., 32B or 64B blocks


• SDRAM burst mode access accelerates transfers between memory and cache


• Bust transfer is also used between cache levels











Types of Cache Misses

• cold (compulsory) miss

• When cache is initially empty

• conflict miss

• When two addresses map to same slot in cache

• E.g., blocks 129 and 1153


• capacity miss

• Conflict misses that if cache was made bigger will become hits

• Others (for shared blocks)

• True-sharing miss

• False-sharing miss



Set-Associative mapping

- Cache is organized as 2, 3, etc. slots per set
- Memory blocks are direct mapped to to sets (not to slots)
- Example:
 - Consider 128 slots organized as 2-way set-associative cache
 - Blocks 1153 and 129 would map to set 1 with two slots
 - Block 1153: Maps to set 1, stored in slot 0
 - Block 129: Maps to set 1, stored in slot 1
- With set-associative mapping there are only two cold misses for blocks 1153 and 129 in the example program example

Digital Logic Design and Computer Organization with Computer Architecture for Security

2-way Set-associative Data path

• Two sets of tag and data memories


• Slots with a set searched in parallel


• Consumes more power


• Way-prediction can reduce power consumption

• Miss-prediction however would result in higher cache latency

Cache Coherency Problem Copying blocks from memory to cache results in having multiple copies in the system. Copies may not be the same Simple definition for cache coherency: Accessing memory location X returns the last value written to X no matter where last write took place (in caches or memory)







Write-back Protocols

- MESI Used by many in UMA systems
 - M, modified
 - E, exclusively owned
 - S, two or more shared copies
 - I, invalid or not present
- MESIF used by Intel in NUMA systems
 - F, forward
- MOESI used by AMD in NUMA systems
 - O, owned

Digital Logic Design and Computer Organization with Computer Architecture for Securi

Virtual Memory Management (1)

- Objectives:
 - 1. Run multiple processes (running programs)
 - 2. Run large processes, one with many instructions and large data structures too big to fit in memory
 - 3. Protect processes from one another
 - · Each process should accesses its own memory space

Digital Logic Design and Computer Organization with Computer Architecture for Security

Virtual Memory Management (2)

- How does it work?
 - Virtual page contents are copied to main memory as needed from disk
 - Unlike caches, mapping is fully-associative
 - · A virtual page content can be stored in any page in memory
 - Mapping info stored in a table, called page table
 - Page tables are stored in memory or even on hard disk

Digital Logic Design and Computer Organization with Computer Architecture for Security

21

How Virtual-Physical Page Mapping Works?

- Virtual page number is mapped to a Page Table entry
- Each entry contains page status and physical page number (if any)
- Page table may be organized as multi-level if it is too big
- Latest mapping info kept in a specialized cache called Translation Lookaside Buffer (TLB)

Digital Logic Design and Computer Organization with Computer Architecture for Security

22

Processor Organization Three ways to organize TLB and caches TLB before caches Advantage: Physically addressed caches Pissically self-resed caches Advantage: 1. Leache latency longer Tritually addressed caches Advantage: Postadvantage: Caches must be flushed on process witch Advantage: No change in L1 cache latency Physically addressed caches (i.e., virtually addressed but physically tagged) Disadvantage: Cache size = page size, can be too small for high end processors Place of the processor of the physically tagged) Disadvantage: O cache size = page size, can be too small for high end processors