

# INTERNAL PROCESSOR OPERATION

## INDEX REGISTER INSTRUCTIONS

INSTRUCTION CODING		OPERATION	# OF STATES TO EXECUTE INSTRUCTION	MEMORY CYCLE ONE (1)				
D <sub>7</sub> D <sub>6</sub>	D <sub>5</sub> D <sub>4</sub> D <sub>3</sub>	D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>		T1 (2)	T2	T3	T4 (3)	T5
1 1	D D D	S S S	Lr1r2	(5)	PC <sub>L</sub> OUT (4)	PC <sub>H</sub> OUT FETCH INSTR. (5) TO IR & REG. b	SSS TO REG. b (6)	REG. b TO DDD
1 1	D D D	1 1 1	LrM	(8)	PC <sub>L</sub> OUT	PC <sub>H</sub> OUT FETCH INSTR. TO IR & REG. b	(7)	
1 1	1 1 1	S S S	LMr	(7)	PC <sub>L</sub> OUT	PC <sub>H</sub> OUT FETCH INSTR. TO IR & REG. b	SSS TO REG. b	
0 0	D D D	1 1 0	LrI	(8)	PC <sub>L</sub> OUT	PC <sub>H</sub> OUT FETCH INSTR. TO IR & REG. b		
0 0	1 1 1	1 1 0	LMI	(9)	PC <sub>L</sub> OUT	PC <sub>H</sub> OUT FETCH INSTR. TO IR & REG. b		
0 0	D D D	0 0 0	INr	(5)	PC <sub>L</sub> OUT	PC <sub>H</sub> OUT FETCH INSTR. TO IR & REG. b	X	ADD OP - FLAGS AFFECTED
0 0	D D D	0 0 1	DCr	(5)	PC <sub>L</sub> OUT	PC <sub>H</sub> OUT FETCH INSTR. TO IR & REG. b	X	SUB OP - FLAGS AFFECTED

## ACCUMULATOR GROUP INSTRUCTIONS

1 0	P P P	S S S	ALU OP r	(5)	PC <sub>L</sub> OUT	PC <sub>H</sub> OUT	FETCH INSTR. TO IR & REG. b	SSS TO REG. b	ALU OP - FLAGS AFFECTED
1 0	P P P	1 1 1	ALU OP M	(8)	PC <sub>L</sub> OUT	PC <sub>H</sub> OUT	FETCH INSTR. TO IR & REG. b		
0 0	P P P	1 0 0	ALU OP I	(8)	PC <sub>L</sub> OUT	PC <sub>H</sub> OUT	FETCH INSTR. TO IR & REG. b		
0 0	0 0 0	0 1 0	RLC	(5)	PC <sub>L</sub> OUT	PC <sub>H</sub> OUT	FETCH INSTR. TO IR & REG. b	X	ROTATE REG. A CARRY AFFECTED
0 0	0 0 1	0 1 0	RRC	(5)	PC <sub>L</sub> OUT	PC <sub>H</sub> OUT	FETCH INSTR. TO IR & REG. b	X	ROTATE REG. A CARRY AFFECTED
0 0	0 1 0	0 1 0	RAL	(5)	PC <sub>L</sub> OUT	PC <sub>H</sub> OUT	FETCH INSTR. TO IR & REG. b	X	ROTATE REG. A CARRY AFFECTED
0 0	0 1 1	0 1 0	RAR	(5)	PC <sub>L</sub> OUT	PC <sub>H</sub> OUT	FETCH INSTR. TO IR & REG. b	X	ROTATE REG. A CARRY AFFECTED

## PROGRAM COUNTER AND STACK CONTROL INSTRUCTIONS

0 1	X X X	1 0 0	JMP	(11)	PC <sub>L</sub> OUT	PC <sub>H</sub> OUT	FETCH INSTR. TO IR & REG. b		
0 1	0 C C	0 0 0	JFc	(9 or 11)	PC <sub>L</sub> OUT	PC <sub>H</sub> OUT	FETCH INSTR. TO IR & REG. b		
0 1	1 C C	0 0 0	JTc	(9 or 11)	PC <sub>L</sub> OUT	PC <sub>H</sub> OUT	FETCH INSTR. TO IR & REG. b		
0 1	X X X	1 1 0	CAL	(11)	PC <sub>L</sub> OUT	PC <sub>H</sub> OUT	FETCH INSTR. TO IR & REG. b		
0 1	0 C C	0 1 0	CFc	(9 or 11)	PC <sub>L</sub> OUT	PC <sub>H</sub> OUT	FETCH INSTR. TO IR & REG. b		
0 1	1 C C	0 1 0	CTc	(9 or 11)	PC <sub>L</sub> OUT	PC <sub>H</sub> OUT	FETCH INSTR. TO IR & REG. b		
0 0	X X X	1 1 1	RET	(5)	PC <sub>L</sub> OUT	PC <sub>H</sub> OUT	FETCH INSTR. TO IR & REG. b	POP STACK	X
0 0	0 C C	0 1 1	RFc	(3 or 5)	PC <sub>L</sub> OUT	PC <sub>H</sub> OUT	FETCH INSTR. TO IR & REG. b	POP STACK (13)	X
0 0	1 C C	0 1 1	RTc	(3 or 5)	PC <sub>L</sub> OUT	PC <sub>H</sub> OUT	FETCH INSTR. TO IR & REG. b	POP STACK (13)	X
0 0	A A A	1 0 1	RST	(5)	PC <sub>L</sub> OUT	PC <sub>H</sub> OUT	FETCH INSTR. TO REG. b AND PUSH STACK (0 → REG. a)	REG. a TO PC <sub>H</sub>	REG. b TO PC <sub>L</sub> (14)

## I/O INSTRUCTIONS

0 1	0 0 M	M M 1	INP	(8)	PC <sub>L</sub> OUT	PC <sub>H</sub> OUT	FETCH INSTR. TO IR & REG. b		
0 1	R R M	M M 1	OUT	(6)	PC <sub>L</sub> OUT	PC <sub>H</sub> OUT	FETCH INSTR. TO IR & REG. b		

## MACHINE INSTRUCTIONS

0 0	0 0 0	0 0 X	HLT	(4)	PC <sub>L</sub> OUT	PC <sub>H</sub> OUT	FETCH INSTR. TO IR & REG. b & HALT (18)		
1 1	1 1 1	1 1 1	HLT	(4)	PC <sub>L</sub> OUT	PC <sub>H</sub> OUT	FETCH INSTR. TO IR & REG. b & HALT (18)		

### NOTES:

- The first memory cycle is always a PCI (instruction) cycle.
- Internally, states are defined as T1 through T5. In some cases more than one memory cycle is required to execute an instruction.
- Content of the internal data bus at T4 and T5 is available at the data bus. This is designed for testing purposes only.
- Lower order address bits in the program counter are denoted by PC<sub>L</sub> and higher order bits are designated by PC<sub>H</sub>.
- During an instruction fetch the instruction comes from memory to the instruction register and is decoded.
- Temporary registers are used internally for arithmetic operations and data transfers (Register a and Register b.)
- These states are skipped.
- PCR cycle (Memory Read Cycle).
- "X" denotes an idle state.
- PCW cycle (Memory Write Cycle).
- When the JUMP is conditional and the condition fails, states T4 and T5 are skipped and the state counter advances to the next memory cycle.

MEMORY CYCLE TWO					MEMORY CYCLE THREE				
T1	T2	T3	T4	T5	T1	T2	T3	T4	T5
REG. L OUT (8)	REG. H OUT	DATA TO REG. b	X (9)	REG. b TO DDD					
REG. L OUT (10)	REG. H OUT	REG. b TO OUT							
PC <sub>L</sub> OUT (8)	PC <sub>H</sub> OUT	DATA TO REG. b	X	REG. b TO DDD					
PC <sub>L</sub> OUT (8)	PC <sub>H</sub> OUT	DATA TO REG. b	→		REG. L OUT (10)	REG. H OUT	REG. b TO OUT		

REG. L OUT (8)	REG. H OUT	DATA TO REG. b	X	ALU OP - FLAGS AFFECTED					
PC <sub>L</sub> OUT (8)	PC <sub>H</sub> OUT	DATA TO REG. b	X	ARITH OP - FLAGS AFFECTED					

PC <sub>L</sub> OUT (8)	PC <sub>H</sub> OUT	LOWER ADD. TO REG. b	→	PC <sub>L</sub> OUT (8)	PC <sub>H</sub> OUT	HIGHER ADD. REG. a	REG. a TO PC <sub>H</sub>	REG. b TO PC <sub>L</sub>
PC <sub>L</sub> OUT (8)	PC <sub>H</sub> OUT	LOWER ADD. TO REG. b	→	PC <sub>L</sub> OUT (8)	PC <sub>H</sub> OUT	HIGHER ADD. REG. a (11)	REG. a TO PC <sub>H</sub>	REG. b TO PC <sub>L</sub>
PC <sub>L</sub> OUT (8)	PC <sub>H</sub> OUT	LOWER ADD. TO REG. b	→	PC <sub>L</sub> OUT (8)	PC <sub>H</sub> OUT	HIGHER ADD. REG. a (11)	REG. a TO PC <sub>H</sub>	REG. b TO PC <sub>L</sub>
PC <sub>L</sub> OUT (8)	PC <sub>H</sub> OUT	LOWER ADD. TO REG. b	→	PC <sub>L</sub> OUT (8)	PC <sub>H</sub> OUT	HIGHER ADD. REG. a	REG. a TO PC <sub>H</sub>	REG. b TO PC <sub>L</sub>
PC <sub>L</sub> OUT (8)	PC <sub>H</sub> OUT	LOWER ADD. TO REG. b	→	PC <sub>L</sub> OUT (8)	PC <sub>H</sub> OUT	HIGHER ADD. REG. a (12)	REG. a TO PC <sub>H</sub>	REG. b TO PC <sub>L</sub>
PC <sub>L</sub> OUT (8)	PC <sub>H</sub> OUT	LOWER ADD. TO REG. b	→	PC <sub>L</sub> OUT (8)	PC <sub>H</sub> OUT	HIGHER ADD. REG. a (12)	REG. a TO PC <sub>H</sub>	REG. b TO PC <sub>L</sub>

REG. A TO OUT (15)	REG. b TO OUT	DATA TO REG. b	COND ff OUT (16)	REG. b TO REG. A					
REG. A TO OUT (15)	REG. b TO OUT	X (17)							


12. When the CALL is conditional and the condition fails, states T4 and T5 are skipped and the state counter advances to the next memory cycle. If the condition is true, the stack is pushed at T4, and the lower and higher order address bytes are loaded into the program counter.
13. When the RETURN condition is true, pop up the stack; otherwise, advance to next memory cycle skipping T4 and T5.
14. Bits D<sub>3</sub> through D<sub>5</sub> are loaded into PC<sub>L</sub> and all other bits are set to zero; zeros are loaded into PC<sub>H</sub>.
15. PCC cycle (I/O Cycle).
16. The content of the condition flip-flops is available at the data bus: S at D<sub>0</sub>, Z at D<sub>1</sub>, P at D<sub>2</sub>, C at D<sub>3</sub>.
17. A READY command must be supplied for the OUT operation to be completed. An idle T3 state is used and then the state counter advances to the next memory cycle.
18. When a HALT command occurs, the CPU internally remains in the T3 state until an INTERRUPT is recognized. Externally, the STOPPED state is indicated.