

A

B

C


D

A

B


C

D



Sheet: /
File: project_byte_hamr.kicad_sch
Title: Byte Hamr – Apple II FPGA Peripheral Card


Size: A4	Date: 2025-11-30	Rev: 1.0.0
KiCad E.D.A. 9.0.5		Id: 1/6





A

Deviation from TN1260 in pullup values for BOM simplification.
Correct values should be 1k but 1.1k is used.

pullups for Master SPI (MSPI) required by
TN1260: lattice ECP5 sysCONFIG guide p.6




pullups to allow entering USER mode
TN1260: lattice ECP5 sysCONFIG guide p.6, p.8, p.13



For programming Flash thru JTAG see
Lattice FPGA-TN-02050

CFG select Master SPI (MSPI)
TN1260: lattice ECP5 sysCONFIG guide p.17



IS25LP128F SPI flash for FPGA bitstream storage. Directly connected to ECP5 configuration pins. Pullups on all SPI lines per Lattice guidelines. CFG pins set for Master SPI boot mode. PROGRAMn, DONE, and INITn signals for configuration control.


Sheet: /flash/
File: flash.kicad_sch

Title: FPGA Configuration – SPI Flash & Boot


Size: A4 Date: 2025-11-30
KiCad E.D.A. 9.0.5

Rev: 1.0.0
Id: 3/6


A




B



C



D




RAM MT48LC16M16A2TG SDRAM (16-bit, 32MB). Connected to FPGA banks 2 and 3. Full address bus (A0-A12), 16-bit data bus, bank select, and control signals (RAS, CAS, WE, CS, CKE, CLK, DQM). Decoupling capacitors for clean power.

Sheet: /ram/
File: ram.kicad_sch

Title: SDRAM – 32MB

Size: A4 Date: 2025-11-30
KiCad E.D.A. 9.0.5

Rev: 1.0.0
Id: 4/6



USB Micro-USB connector for power and programming. FT231XQ USB-to-serial chip with JTAG signals bit-banged over serial pins (CTS→TDO, DSR→TCK, DCD→TMS, RI→TDI). TX/RX activity LEDs. External 6-pin JTAG header as backup. 27Ω series resistors on USB data lines.

Sheet: /usb/
File: usb.kicad_sch

Title: USB Programming Interface – JTAG

Size: A4 Date: 2025-11-30

KiCad E.D.A. 9.0.5

Rev: 1.0.0

Id: 5/6

