



Sheet: /		
File: project_byte_hamr.kicad_sch		
Title: Byte Hamr – Apple II FPGA Peripheral Card		
Size: A4	Date: 2025–11–30	Rev: 1.0.0
KiCad E.D.A. 9.0.6		Id: 1/7




Deviation from TN1260 in pullup:  
values for BOM simplification.  
Correct values should be 1k  
but 1.1k is used.

pullups for Master SPI (MSPI) required by  
TN1260: lattice ECP5 sysCONFIG guide p.6




For programming Flash thru JTAG see  
Lattice FPGA-TN-02050

pullups to allow entering USER mode  
TN1260: lattice ECP5 sysCONFIG guide p.6, p.8, p.13



CFG select Master SPI (MSPI)  
TN1260: lattice ECP5 sysCONFIG guide p.17




Some address lines for A[0:15] are better placed on this port.  
Pins used are general I/O ports when not in use. See Section 4.1 ECP5 Datasheet

IS25LP128F SPI flash for FPGA bitstream storage. Directly connected to ECP5 configuration pins. Pullups on all SPI lines per Lattice guidelines. CFG pins set for Master SPI boot mode. PROGRAMN, DONE, and INITN signals for configuration control.

Sheet: /flash/  
File: flash.kicad\_sch

**Title: FPGA Configuration – SPI Flash & Boot**

Size: A4	Date: 2025-11-30	Rev: 1.0.0
KiCad E.D.A. 9.0.6	Id: 3/7	



Sheet: /ram/ File: ram.kicad_sch		
Title: SDRAM – 32MB		
Size: A4	Date: 2025-11-30	Rev: 1.0.0
KiCad E.D.A. 9.0.6		Id: 4/7



