# **Dynamic Loop Fusion in High-Level Synthesis**

Anonymous Author(s)

#### **Abstract**

Dynamic High-Level Synthesis (HLS) uses additional hardware to perform memory disambiguation at runtime, increasing loop throughput in irregular codes compared to static HLS. However, most irregular codes consist of multiple sibling loops, which currently have to be executed sequentially by all HLS tools. Static HLS performs loop fusion only on regular codes, while dynamic HLS relies on loops with dependencies to run to completion before the next loop starts.


We present dynamic loop fusion for HLS, a compiler/hard-ware co-design approach that enables multiple loops to run in parallel, even if they contain unpredictable memory dependencies. Our only requirement is that memory addresses are monotonically non-decreasing in inner loops. We present a novel program-order schedule for HLS, inspired by polyhedral compilers, that together with our address monotonicity analysis enables dynamic memory disambiguation that does not require searching of address histories and sequential loop execution. Our evaluation shows an average speedup of  $12.5\times$  over static and  $3.7\times$  over dynamic HLS.

#### 1 Introduction

High-Level Synthesis (HLS) increases designer productivity, makes code more maintainable, accelerates verification, and makes design space exploration easier [42]. However, this is usually only true for regular codes where the compiler can discover instruction- and memory-level parallelism statically [8, 43]. Domains like graph analytics and sparse linear algebra contain irregular codes with unpredictable memory dependencies and control flow, which break the traditional static scheduling approach. This has prompted research into dynamically scheduled HLS [35] and approaches to combine it with existing industry-grade static HLS compilers [11, 46].

Dynamic HLS uses load-store queues (LSQs) to perform dynamic memory disambiguation at runtime [16, 17, 24, 29, 33, 47]. These works effectively pipeline single loops with arbitrary memory dependencies, but have to sequentialize multiple loops if they share a memory dependency. For example, they would sequentialize the i- and j-loops in Figure 1a, resulting in the Figure 1b pipeline. But as shown in Figure 1c, there might be plenty of parallelism across the two loops.

There are two reasons why current LSQ implementations in HLS have to sequentialize loops. Firstly, they use a program-order representation that relies on loops to run to completion before the next loop starts. For example, the LSQ used in Dynamatic HLS sequentializes LSQ requests based on the program order of basic blocks [33]; other approaches carry explicit data dependencies through the pipeline preventing downstream loops from starting without resolving



**Figure 1.** Dynamic Loop Fusion enables fine-grained parallelism *across* loops with memory dependencies.

(c) Pipeline achieved by our work.

the dependency [21, 47]. Secondly, they rely on the checking of address histories to detect hazards, without making any assumptions about the address distributions. This makes them general, but it means that they have to wait for all addresses from one loop to be produced before they can start processing the next sibling loop. These are the two *key challenges* that we tackle in this paper.

Static loop fusion (called kernel, operator, layer, or task fusion in other domains) also fails to fuse the loops in our Figure 1a example, because the fused loop may introduce a negative dependency distance [36] - the compiler gives up if it cannot prove that  $f(i) = q(j) \implies i < j$ . This is assuming that the f(i) and g(i) functions can be analyzed by the compiler in the first place. If that is not the case, e.g., if they involve an array access, then loop fusion is also not applied. Optimizing compilers can apply preparatory transformations like loop peeling, interchange, or shifting to increase the chances of loop fusion being legal [57], however, these preparatory transformations do not integrate well with the instruction scheduling algorithms used in HLS [8, 43]. They often introduce additional control flow, loop exits, and new dependencies, which can result in a worse schedule produced by the HLS tool [58]. Moreover, if there are more than two loops, deciding the best subset of loops to fuse becomes NP-complete [18], and this is even before deciding if preparatory transformations should be used.

HLS compilers perform best on small loops that have predictable dependencies and exit conditions [15] and we use this insight in our dynamic loop fusion approach. We decouple each loop into an independently scheduled Processing Element (PE). Memory dependencies across loops are handled in a data unit specialized by our compiler for the program.

In our Figure 1 running example, we can automatically synthesize a Read After Write (RAW) check that will protect the A[g(j)] read, achieving the fine grained inter-loop parallelism from Figure 1c. Our only requirement is that the f(i) and g(j) functions are monotonically non-decreasing in the innermost loop (outer loops can be non-monotonic). This is a weaker requirement than the affine functions expected by static loop fusion, allowing us to fuse more loops, including codes with data-dependent addresses.


To the best of our knowledge, we are the first to propose dynamic memory disambiguation that can work *across* loops. We make the following contributions:

- A compiler pass that decouples loops into PEs. A PE is further decoupled into an Address Generation Unit (AGU) and a Data Unit (DU) following the decoupled access/execute architecture (Section 2.1).
- A compiler analysis, based on the chain of recurrences formalism [4, 49], that checks if addresses are monotonically non-decreasing in inner loops, and that detects non-monotonic outer loops (Section 3).
- A hardware-efficient program-order schedule representation that does not require sequentializing loops.
   We show how the compiler instruments AGUs with instructions that generate the schedule for each memory operation. We also show how non-monotonic outer loops can be integrated with our schedule (Section 4).
- A parameterizable Data Unit (DU) performing dynamic memory disambiguation across loops. We show how the compiler can specialize the DU given the dependency graph of the input program and the address monotonicity analysis. We discuss how the DU optimizes DRAM bandwidth by using dynamic coalescing and on-chip store-to-load forwarding (Section 5).
- An evaluation on irregular codes showing an average speedup of 12.5× over static HLS and 3.7× over dynamic HLS. We discuss which codes benefit from dynamic loop fusion and the impact of store-to-load forwarding (Section 7).

# 2 Background

In this section, we describe the context of an FPGA streaming architecture in which our work is based. We discuss common techniques to optimize DRAM bandwidth in irregular codes that inform the design of our Data Unit (DU). Finally, we describe existing approaches to loop fusion and their underlying compiler theory, which informs our design of a hardware-efficient program schedule representation.

We focus on protecting DRAM in this paper, as its unpredictable latency and limited bandwidth pose greater challenges than BRAM. There is no fundamental reason why we could not protect BRAM or use a memory hierarchy with BRAM caches, which we briefly discuss in Section 8.



**Figure 2.** A streaming FPGA architecture following the decoupled access/execute principle. Our compiler/hardware co-design work allows multiple loops to execute in parallel, even if they have irregular memory dependencies.

# 2.1 Baseline Streaming Architecture

Streaming FPGA architectures are a popular choice for implementing DRAM-based codes [14, 19, 44, 48, 50]. They decouple memory accesses and compute into separate PEs, either automatically [19, 50] or manually [14, 44, 48]. The use of a streaming architecture is predicated on an accurate memory dependency analysis so that memory shared between PEs can be transformed into FIFO communication. If the analysis fails, as it invariably does for irregular codes, then the shared data has to be communicated via DRAM and the execution of PEs has to be sequentialized, thus losing much of the benefits of using a streaming FPGA architecture.

To tackle the problem of irregular memory accesses, we propose to use a compiler-parameterized DU, shown Figure 2, that protects memory shared across loops by performing dynamic memory disambiguation at runtime. The DU interfaces with DRAM, but is also able to directly forward values from producer to consumer PEs if the respective load/store operations exhibit temporal locality, thus saving DRAM bandwidth as in traditional streaming FPGA architectures.

**2.1.1 Using DRAM bandwidth efficiently.** We use Altera's DRAM IP generated by its HLS compiler to implement DRAM load/store units (LSUs). Our DU can have multiple LSUs connected to the DRAM controller using a ring topology, depending on the number of load/store operations in the input program. To use DRAM bandwidth efficiently, the LSUs coalesce multiple loads/stores into one wide request to the memory controller in order to use the full DDR channel width (512-bit in our case). To achieve this for codes with irregular access patterns, the LSUs use additional logic and buffering to perform coalescing dynamically [3, 52]. DRAM requests are buffered until the largest possible burst can be made. If no new requests arrive in N consecutive cycles, then an incomplete burst is made (in our case N = 16).

Asynchronous address supply is essential for efficient DRAM use, because of the high access latency, and also to allow the dynamically bursting LSU to look ahead in the address stream

**Figure 3.** Example decoupling of a loop forest. Each loop PE might have an AGU with equivalent control flow. A leaf loop is decoupled into its own PE, which includes loop control of the outer loops. Parent loop body instructions are included only if they come before the leaf loop in the topological order. FIFOs are used to communicate scalar data dependencies (e.g. from loop 1.1.1 in PE 0 to loop 1.1.2 in PE 1). FIFOs are written in the loop exit block and read in the loop pre-header block.

– addresses should be supplied in advance of the corresponding consumer/producer execution. Streaming FPGA architectures achieve this by following the decades-old Decoupled Access/Execute (DAE) principle [45], where the address generation is decoupled into its own thread of execution, running ahead of the compute threads that consume and produce values [9, 13, 23, 40]. Note that dynamic loop fusion is not limited to DAE architectures; it can be realized in any model of computation, e.g., dynamic dataflow [35].

**2.1.2** A decoupled/access execute architecture is automatically generated by our compiler. Given a forest of loop trees, loop compute units (CUs) and address generation units (AGUs) are decoupled into their own PEs following the strategy from Figure 3. AGUs feed addresses to the DU; the DU sends load values to and receives store values from CUs. All communication is FIFO based, following a latency-insensitive protocol [22]. Our compiler pass follows a standard approach to automatically generate a DAE architecture:

- AGU: Starting with the original code, for each memory operation to be decoupled, we change it to a send\_address FIFO write that sends the memory address to the DU.
- 2. **CU:** Dually, the CU starts with the original code, but each memory operation to be decoupled is changed to a consume\_value/produce\_value FIFO read function that receive/send values to/from the DU.
- 3. **Dead code elimination (DCE):** We apply DCE in the CU to remove any unnecessary address generation code. In the AGU, we delete side effect instructions that are not part of the address generation def-use chains, and then also apply DCE followed by control-flow simplification to remove redundant basic blocks.

Memory operations that provably have no inter- and intraloop data hazards are not connected to our DU, but are implemented as a single load/store PE connected to a CU.

# 2.2 Compiler Preliminaries

We now describe the basics of polyhedral optimizing compilers, how they reason about memory dependencies, and how they determine if static loop fusion is legal.

# **2.2.1 State-of-the art-polyhedral compilers** represent memory operations inside loop nests as integer sets [25]:

- 1. The *domain* set describes the set of loop iterations in which a statement is executed. Its number of dimensions is equal to the loop depth.
- 2. The *schedule* set maps domain elements to a point in time. Given two schedules, we can determine which one comes first in program order.
- 3. Similarly, the *access* set maps domain elements to a point it space, representing a memory location.

For example, the domain (D), schedule (S), and access (A) functions of the i-loop store and j-loop load in Figure 1a are:

$$\begin{split} D_{st_A} &= \{st_A[i]: 0 \leq i < N\}, \quad D_{ld_A} = \{ld_A[j]: 0 \leq i < M\} \\ S_{st_A} &= \{st_A[i] \to [0,i]\}, \qquad S_{ld_A} = \{ld_A[j] \to [1,j]\} \\ A_{st_A} &= \{st_A[i] \to f(i)\}, \qquad A_{ld_A} = \{ld_A[j] \to g(j)\} \end{split}$$

The set intersection of two access relations can be used to find dependencies between the two corresponding operations.

**2.2.2 Static loop fusion** for the code in Figure 1a can be expressed as a transformation on the schedule of the load  $-\mathcal{T}_{Fusion} = \{[1,j] \to [0,i]\}$  (together with the necessary transformations to account for  $N \neq M$ ).  $\mathcal{T}_{Fusion}$  might introduce a new dependency between the store and load. The transformation is only legal if the dependency distance is non-negative, i.e.,  $A_{st_A}[k] = A_{ld_A}[l] \implies k < l$  has to hold, where k, l are some iterations in the fused loop. In other words, if in the original program, a given store writes to an address that a given load later uses, then in the fused loop the store must execute in an earlier iteration than the load.

Static loop fusion requires that the access functions are *affine linear expressions* [5]. Most irregular codes do not fulfill this requirement. Our dynamic loop fusion is more lenient, requiring only monotonically non-decreasing addresses.

#### 3 Address Monotonicity

We now describe the concept of address monotonicity in more detail and contrast it with affine addresses.

# 3.1 Motivation for Monotonicity

Assume that we have a memory dependency across loops. If we can prove at compile time that the dependency source loop addresses are monotonically non-decreasing, then at runtime the destination loop only has to check if the address it accesses at a given iteration is lower than the last accessed address in the source loop – the dependency destination does not need to see the full history of memory accesses made in the other loop. This paves the way for our efficient hardware dynamic memory disambiguation across loops described in

Section 5. We now describe how addresses can be proven to be monotonically non-decreasing.

#### 3.2 Monotonic Chain of Recurrences

Compilers can represent expressions inside loops as a *Chain of Recurrences* (CR) [4, 49]:

```
\{base, \odot, step\},\
```

where *base* and *step* can themselves be a CR, and  $\odot = \{+, *, \div, min, max\}$ . Both LLVM and GCC provide a CR analysis called Scalar Evolution (SCEV) [6, 41].

A CR is *affine* iff it is an add recurrence and iff its step is a constant expression not containing any CRs [25]. A CR is *monotonically non-decreasing* iff its step is non-negative [54]. For brevity, we use the term *monotonic* to mean monotonically non-decreasing in the rest of the paper.

Monotonic CRs are more general than affine CRs and handle control flow better [54]. For example, the CR of a row-major  $N \times N$  matrix traversal is affine and monotonic:  $\{\{0, +, N\}, +, 1\}$ . But the CR for an FFT traversal is not affine anymore, only monotonic:  $\{\{0, +, 1\}, +, \{2, *, 2\}\}$ .

An address expression is monotonic w.r.t. a given loop depth iff the loop CR expression consists of only monotonic CRs. Monotonically non-increasing addresses can also be supported by just flipping signs in the hazard detection logic, but we do not discuss this further in this paper.

#### 3.3 Monotonicity in Sparse Array Formats

Data dependent accesses cannot be analyzed by SCEV, yet their underlying access pattern is often monotonic. For example, sparse matrix formats (CSR, COO, etc.) produce address sequences that retain the partial order of the original row-major matrix traversal. Graph traversals like edge-list or breadth first-traversal also often produce monotonic addresses. Other data dependent accesses that are not monotonic by definition can be made monotonic with pre-sorting. To support dynamic loop fusion on these codes, we allow the user to annotate memory operations asserting that the address is monotonic in a given loop.

# 3.4 Non-Monotonic Outer Loops

We require a monotonic CR for the innermost loop of the memory dependency source; the outer loop CRs can be nonmonotonic. Consider this artificial example:

```
for (i=0; i<ITERS; ++i)
    for (j=0; j<N; ++j)
        store A[j];
for (k=0; k<M; ++k)
    load A[k];</pre>
```

The store innermost *j*-loop is monotonic, but the outer *i*-loop is not – advancing the *i*-loop causes the store address to reset. We have encode this information in our schedule (Section 4), so that in this case our DU will know that it has

to wait for the last i-loop iteration to be sure that a given A[j] store address in the j-loop will not be repeated.

**3.4.1 Detecting Non-Monotonicity.** Given an address expression  $f(i_1, i_2, ..., i_n)$  nested within n loops (where n is the innermost loop depth), a  $k, 1 \le k < n$  loop depth is non-monotonic if there exists a j > k loop depth such that  $CR_k.step < (CR_j.step * tripCount_j)$ , where  $CR_k.step$  is the step component the CR for the innermost loop, and  $tripCount_j$  is the number of times loop j executes. In other words, a given outer loop k is non-monotonic if there exists a deeper nested loop whose entire execution contributes a larger value to the address value than one k-loop iteration. A  $CR_k$  for loop k might not exist, in which case that loop depth is trivially marked as non-monotonic.

For example, the outer loop in a row-major  $N \times M$  matrix traversal is monotonic, because its step is M, which is not lower than CR.step\*tripCount = M of the inner loop. On the other hand, the outer loop in a column-major traversal is non-monotonic, because its step value is 1, which is lower than CR.step\*tripCount = M\*M of the inner loop.

The above expressions are usually symbolic. We substitute symbols with their maximum values (after a value range analysis). This makes our analysis conservative – we might get false positives, but never false negatives. The checks could be performed at runtime instead, which would make the result precise. However, false positives did not occur in our evaluation, so we leave this for future work.

# 4 Program-Order Schedule for Hardware

Our schedule representation allows multiple loops to run in parallel, as opposed to being sequentialized as in existing dynamic memory disambiguation approaches for HLS [17, 24, 29, 33, 47]. Section 2.2 discussed the schedule representation used in polyhedral compilers. We use a similar representation at runtime, but with these optimizations for hardware:

- 1. Each loop depth is represented by one element in the schedule tuple, instead of a multi-dimensional point.
- Each schedule element is incremented by 1 for each invocation of the loop body corresponding to that element – no dependencies are introduced across loops. Repeated executions of inner loops do not cause the corresponding schedule elements to wrap around.
- 3. Schedule comparisons between two operations involve just one comparison between the schedule elements corresponding to the innermost shared loop depth of the operations, as opposed to comparing whole tuples as is the case in the polyhedral schedules.

Consider these two nested loops for example:

```
for (i=0; i<N; ++i)
for (j=0; j<2; ++j) ld_0; st;
for (k=0; k<4; ++k) ld_1;
```

Our DAE pass will decouple this code into two loop PEs:

Assume the left PE is on iterations i=1, j=0, and the right PE on i=0, k=3. The st schedule will be  $\{2,3\}$ , and the  $ld_1$  schedule will be  $\{1,4\}$ . To check if a st schedule instance comes before a  $ld_1$  schedule instance in program order, written as  $schedule_{st} \prec schedule_{ld_1}$ , we simply compare the schedule elements corresponding to the i-loop. Similarly, to check  $schedule_{st} \prec schedule_{ld_0}$ , we would compare the j-loop schedule elements.

The below shows the difference in evolution of our and the polyhedral schedule representation for the *st* operation:

iters:	i=0, j=0	i=0, j=1	i=1, j=0	i=1, j=1
poly:	$\{0, 0, 0, 1\}$	$\{0, 0, 1, 1\}$	$\{1, 0, 0, 1\}$	$\{1, 0, 1, 1\}$
	{1, 1}			

The additional dimensions in the polyhedral schedule are used to represent program order within loops. How can we avoid the additional dimensions in our schedule and still recover program order within loops? For example, we want to know that  $schedule_{ld_0} \prec schedule_{st}$  when both schedules will be equal to  $\{2,3\}$ . Our insight is to configure the schedule comparator based on the topological order of memory operations in the program. In a  $schedule_{ld_0}[1] \odot schedule_{st}[1]$  comparison, where the index 1 refers to the i-loop, we will configure  $\odot = \le$ . Dually, to check  $schedule_{st} \prec schedule_{ld_0}[1]$ , we would synthesize:  $schedule_{st}[1] \prec schedule_{ld_0}[1]$ .

In summary, our compiler statically configures comparators used in the DU for each schedule pair so that we can recover total ordering without additional schedule dimensions and without the need to compare entire schedule tuples.


#### 4.1 Integration of Non-Monotonic Outer Loops

For each non-monotonic outer loop k, we add a lastIter bit to the schedule that will be set in the AGU if the corresponding request was generated on the last k-loop iteration. Our DU uses lastIter bits as hints to expedite disambiguation – they are not essential for correctness. Non-monotonic loops for which lastIter bits cannot be generated are still supported.

#### 4.2 Schedule Generation in AGUs

Our compiler adds schedule-generating instructions for each AGU memory request as follows:

- 1. At the start of the AGU, an *n*-tuple *schedule* is initialized to 0, where *n* is the request loop depth.
- 2. At each loop depth  $1 \le i \le n$ , a *schedule*[i] increment instruction is inserted to the beginning of the first non-exiting basic block of the i-loop body.
- 3. For each non-monotonic loop k, we add a lastIter[k] comparison instruction that evaluates to true if this is the last k-loop iteration (this involves calculating loop predicates one iteration in advance).



**Figure 4.** Our Data Unit (DU) consists of *N* Load Store Units (LSUs), where *N* depends on the input program.

4. At the end of the AGU, each *schedule* element is set to a sentinel value that signals to the DU that there will be no more requests from this AGU.

Schedules are implemented in 32-bit registers and are shared between all memory operations in the same AGU. Future work could use range analysis to decrease schedule bit sizes.

#### 5 Data Unit with Hazard Detection

Each program base pointer that has unpredictable dependencies, or that has dependencies across loops that cannot be fused statically, is assigned its own Data Unit (DU) to perform dynamic disambiguation. Figure 4 shows a high-level DU organization. In our implementation, each program load/store gets its own port; future work could add port sharing.

Each load/store keeps track of the address/schedule corresponding to the last ACK received from, and the next request to be sent to the memory controller. It also has buffers to hold addresses, schedules, and values (in case of stores) for pending memory operations that have not yet been ACKed.

The hazard detection compares its next request address/schedule with the ACK address/schedule of its dependency sources. The next request will only be sent to the memory controller, and moved to the pending buffer if the check succeeds. The check and enqueueing logic is spread across multiple pipeline stages – there is no negative load latency impact, because load addresses run ahead of load consumers giving us ample cycle budget. The pending buffers are implemented in registers to enable associative searching needed for store-to-load forwarding (Section 5.5) – their size is parametric to hold elements equivalent to two full-width DRAM bursts and it stalls the corresponding load/store when filled.

In the rest of this section, we describe how the monotonicity property and our schedule representation are used to enable dynamic memory disambiguation across loops.

#### 5.1 Hazard Detection Problem Statement

We are trying to check if memory operation a has a data hazard with memory operation b. Assume a is nested in n loops, b is nested in m loops, and they both share a loop at depth  $k, k \le n, k \le m$ . Informally, given a  $req.schedule_a$  and  $req.address_a$  corresponding to the next a request, and  $ack.schedule_b$  and  $ack.address_b$  corresponding to the last

ACK for operation b, our hazard detection logic deems the next a request safe if either of the two conditions holds:

- 1. The next a request comes before the last b ACK in program order.
- 2. The next *a* request comes after the last *b* ACK in program order, but operation *b* will not access *req.address*<sub>a</sub> in the the (*ack.sdchedule*<sub>b</sub>, *req.schedule*<sub>a</sub>) time range.

We now describe each of these points in more detail, before composing the equations implementing these two checks into a general Hazard Safety Check. In the following discussion, we use the term " $(schedule_a, schedule_b)$  time range" to mean the sequence of memory requests b' such that  $schedule_a[k] < schedule_b[k] < schedule_b[k]$ , where k is the innermost common loop depth of operation a and b.

# 5.2 Comparing Schedules

If operations a and b do not share any loops (k=0), then the relative schedule program order will always match their topological program order and we do not need to synthesize any comparisons. Otherwise, if a and b share a loop depth k, we synthesize the following comparison to check if the next a request comes before the last b ACK:

(Program Order Safety Check)

 $req.schedule_a[k] \odot ack.schedule_b[k] \parallel$ 

 $(req.schedule_a[k] \odot req.schedule_b[k] \& noPendingAck_b)$ 

Where  $\odot = \le$  if  $a \prec b$  in topological program order, else  $\odot = <$ . The noPendingAck term is a single bit that is set if b is not waiting for any ACKs. The second equation line makes sure that the a request is deemed safe if there are no further b requests in the  $[ack.schedule_b, req.schedule_a)$  time range.

Since we only use the schedule element corresponding to the innermost shared loop of the two memory operations, we do not need to synthesize the rest of the schedule.

#### 5.3 Checking Address Reset in Schedule Range

If the above check fails, then for request a to be safe we check that operation b will not access  $req.address_a$  in the  $(ack.schedule_b, req.schedule_a)$  time range. If all operation b loop depths are monotonic, this is a simple  $req.address_a < ack.address_b$  check. If some b loops are non-monotonic, we need to guarantee that  $ack.address_b$  will not be reset:

(No Address Reset Check)

 $lastIterCheck \& req.schedule_a[l] = ack.schedule_b[l] + \delta$ 

Where  $\delta=1$  if  $a \prec b$ , else  $\delta=0$ ; l is the deepest non-monotonic loop depth in the b operation loop nest such that  $l \leq k$ ; and lastIterCheck term is an AND-reduction:

$$ack.lastIter_b = (bit_1, ..., bit_k, \underbrace{bit_{k+1}, ..., bit_{m-1}}_{\text{AND-reduction}}, bit_m)$$

The first term guarantees that all non-monotonic child loops of k are on their last iteration, and thus will not reset

the b address. The second term guarantees that the b address will not reset as a result of advancing in some parent loop of k. Only bits corresponding to non-monotonic loop depths are considered in the AND-reduction. Similarly, if all [1, k] loops are monotonic, then the second term is omitted.

#### **5.3.1 Example.** Consider the following code:

Here, the b address is non-monotonic at loop depth 1 and 3. The a/b innermost common loop depth is k=2. The innermost non-monotonic b loop depth that is  $\leq k$  is l=1. Thus, the No Address Reset Check will check if  $req.schedule_a[1] = ack.schedule_b[1]$  to guarantee that b will not have any more l-loop iterations until reaching the  $req.schedule_a$  time point. And it will check if  $ack.lastIter_b[3]$  is set to guarantee that the b address will not reset by advancing in any of the non-monotonic > k loops.

# 5.4 Hazard Safety Check

With the ability to compare program order schedules and guaranteeing that addresses do not reset in a given schedule range, we can now construct a general data hazard check. The next a request is safe to execute w.r.t the last b ACK if:


(Hazard Safety Check)

 $ProgramOrderSafetyCheck \parallel$ 

 $(req.address_a < ack.address_b & NoAddressResetCheck)$ 

- **5.4.1 Complexity.** The above equation simplifies to just one  $req.address_a < ack.address_b$  comparison if a and b do not share loops. If b has non-monotonic loops, then the No Address Reset Check adds at most one AND and one XOR (equality) bit reduction, but these are relatively cheap. The number of comparisons grows to three if there is a shared loop (Program Order Safety Check). For a DU with n memory operations, the number of comparisons can be up to  $3\frac{n\times(n-1)}{2}$ . We can divide by two, because if  $a \prec b$  in the program, then  $schedule_a[k] \leq schedule_b[k] = \neg(schedule_b[k]) > schedule_a[k]$ ); similarly for the address check.
- **5.4.2 Reducing complexity** becomes important as the number of loads/stores grows. Loads do not have to check for hazards against other loads. Also, WAR checks where the written value depends on the read value can be omitted, as has already been pointed out in previous work [34].

However, by exploiting the transitive property of our Hazard Safety Check we can prune many more hazard pairs. Assume that we have three memory operations with the following topological program order  $c \prec b \prec a$ . The safety



Before prunning:
44 hazard pairs
After pruning:
10 hazard pairs
WARs pruned due to
write depends on read:
2
Pairs pruned due to
transitive property of
Hazard Safety Check:
32

**Figure 5.** Example of hazard pairs pruning.

check of a against c can be omitted, since a already checks against b, and b checks against c. Operation c would still be checked against a if there is a CFG path via a loop backedge from a to c. In general, a given memory operation will have at most n+1 safety checks, where n is its loop depth. Figure 5 shows an example of pruning hazard pairs from 44 to 10.

# 5.5 Store-to-Load Forwarding

We support store-to-load forwarding by allowing loads to directly access values from a dependent store's pending buffer. We specialize the Hazard Safety Check for RAW dependencies: instead of using the address/schedule of to the last store ACK, we use the address/schedule of the next store request. In addition, we perform an associative search of the pending store buffer, using the load address as a key. If the modified RAW check succeeds, then the dependent value will either already have been committed and ACKed, or it is in the store pending buffer and our associative search has found it and the load can use the value directly, without issuing a DRAM request. If there are multiple values with the same address in the pending buffer, the youngest is chosen (this is cheap to implement since the buffers are in FIFO order).

The case where two stores that can both forward a value with the same address to the same load is impossible. Assume the following program order of operations that all use the same address:  $store_0 \prec store_1 \prec load. store_1$  will not be able to move its value to its pending buffer until after the  $store_0$  value has been ACKed – its WAW hazard detection will stall it. Conversely, load will not use the  $store_0$  value, because it will stall on the RAW check against  $store_1$  – the load will wait for  $store_1$  to move its value to its pending buffer.

Note that with forwarding some WAW checks cannot be pruned anymore, because load RAW checks do not use store ACKs. If in our  $store_0 \prec store_1 \prec load$  example, if all operations are in the same loop, then the  $store_0$  WAW check against  $store_1$  cannot be pruned, because the load ACK might be updated as a result of store forwarding from  $store_1$ , with the forwarded value not yet ACKed in  $store_1$ .

#### 5.6 Intra-Loop RAW Hazards

A timely disambiguation of RAW hazards, where both the load and store are in the same loop PE, is crucial since any unnecessary stalls would be repeated on every iteration, resulting in a large throughput reduction. As our evaluation in Section 7 will show, store-to-load forwarding becomes crucial in intra-loop RAW dependencies.

In addition to forwarding, there is another term needed in the RAW Hazard Safety Check to make intra-loop RAW hazard checks optimal. Consider this simple code:

```
for (i = 0; i < N; ++i)
    d = data[i];
    data[i] = work(d);</pre>
```

The load and store address distribution is  $\{0, 1, 2, ...\}$  – there is no actual RAW hazard, but assume that we do not know this at compile time. In this situation, the RAW Hazard Safety Check for a given load at iteration k will only succeed once the next store request in the DU is for iteration k-1 and there are no outstanding store ACKs. If the next store request is for an earlier iteration, e.g., an earlier store request is waiting for its store value, then the load would have to be stalled, even though it would be perfectly safe to execute it.

We solve this issue by adding a *NoDependence* single-bit term to the RAW Hazard Safety Check. For each intra-loop RAW hazard pair, *NoDependence* is set in the AGU to the result of *req.address*<sub>load</sub> > *req.address*<sub>store</sub>, where *req.address*<sub>load</sub> is the next load address to be sent to the DU, and *req.address*<sub>store</sub> is the last store address that was sent to the DU. When *NoDependence* is true, and the No Address Reset Check evaluates to true, then the load can be deemed safe since the monotonicity property implies that all store addresses up to *req.address*<sub>load</sub> are lower.


Note that a similar check is not needed for intra-loop WAW dependencies, since stores do not stall the datapath if sufficient buffering is provided for the store values.

# 6 Handling Control Flow

The Hazard Safety Check relies on the ability of the DU to detect that a given memory operation has completed a certain schedule time range or address range, assuming that AGUs supply an operation's schedule and address for every loop iteration. This assumption is broken by operations inside *if*-conditions, which can result in a deadlock.

Consider the code in Figure 6(a). If the *if*-condition in this loop is never true, then the store will never update its ACK address and schedule, and thus the RAW Hazard Safety Check in the DU would never succeed. Eventually, the AGU for this loop would stall because the FIFO for the load requests would fill, resulting in a deadlock.

This could be avoided by synthesizing a separate AGU for each memory operation – the store AGU would be guaranteed to at least send a final sentinel value, which would eventually cause the RAW hazard check to succeed. However,



**Figure 6.** Memory requests in *if*-conditions are speculated.

this would again mean that some loops need to run to completion before memory disambiguation can be performed.


A better approach is to *speculatively* send memory requests. In our example, the store can be hoisted out of the *if*-condition in the AGU. Then, the store values going to the DU from the CU can be tagged with a *valid* bit that signals if the value should be committed or not, depending on the actual control flow at runtime. Figure 6 shows the AGU and CU control-flow graphs that implement such speculation.

Previous work used speculation to remove loss-of-decoupling (LoD) problems in DAE architectures [27, 28, 47]. A LoD arises when the AGU has dependencies on values that have to be loaded from a DU or calculated by a CU, preventing the AGU from running ahead [7]. Our approach is the same as previous work, but we apply it to all *if*-conditions with the goal of producing an (*address*, *schedule*) pair for each loop iteration in the AGU. As a side benefit, speculation also makes us immune to the control-dependency LoD problem.

Mis-speculated loads are executed normally in the DU (address monotonicity implies no out-of-bounds load addresses). The read in the CU CFG is moved to the same location where it was speculated in the AGU. This guarantees that the order of load requests made from the AGU is the same as the order of load value consumption in the CU, on every CFG path. After reading a speculated load value, the CU can simply not use it if it takes a CFG path where the load value is not needed. Since the basic block location of the speculated load value consumption changes, we also need to adjust any  $\phi$ -nodes that use the load value.

**Mis-speculated stores** are detected using the *valid* bit in store values coming from the CU. Invalid stores are never committed to memory – there is no need for costly rollbacks. However, invalid stores should eventually update the ACK registers to signal that a given time and address range was completed by the store. Figure 7 shows our approach for this.

If a whole loop with memory operations is under an *if*-conditions, then we fold the *if*-condition into the loop body



**Figure 7.** Handling of mis-speculated stores in the DU. Before being moved to the pending buffer, invalid stores are also checked for safety to uphold the transitive property of the Hazard Safety Check. They do not submit DRAM requests. When reaching the head of the pending buffer, they update the ACK registers without having to wait for an ACK.

and execute the whole loop speculatively. This was not a performance problem in the codes in our evaluation, but future work could investigate a whole loop speculation scheme that does not require executing all loop iterations.

#### 7 Evaluation




Figure 8. Our compiler/hardware co-design flow.

We implemented our compiler/hardware co-design in the Intel HLS compiler [32]. Figure 8 shows our tool flow. Our implementation and evaluation are publicly available<sup>1</sup>.

#### 7.1 Methodology

We evaluate dynamic loop fusion on ten benchmarks where there is a possibility for parallelism across loops that is not exploited by current static and dynamic HLS tools. We compare three HLS-generated architectures:

- STA baseline Intel HLS compiler performing automatic static loop fusion according to the constraints described in Section 2.2. This approach uses the same dynamically coalescing LSU as our DU.
- LSQ an implementation of dynamic scheduling within the Intel HLS compiler [46]. An LSQ is used for memory accesses, but without support for dynamic coalescing. This approach is representative of all current LSQ implementations in HLS [16, 17, 24, 29, 33, 47].
- FUS1 the dynamic loop fusion approach described in this paper, but with no store-to-load forwarding.
- FUS2 FUS1 with store-to-load forwarding enabled.

We execute our benchmarks in hardware on the Altera Arria 10 GX1150 FPGA board [31] with 2 banks of DDR4

<sup>&</sup>lt;sup>1</sup>https://doi.org/10.5281/zenodo.13898002

**Table 1.** Performance, area usage, and circuit frequency of the STA, LSQ [46], FUS1, and FUS2 approaches. The second column reports the number of PEs and DUs, together with loads and stores per DU, generated by our FUS approach.

Kernel	Number of			Area in 1000s of ALMs			Freq in MHz			Time in seconds						
	PE	DU	LD	ST	STA	LSQ	FUS1	FUS2	STA	LSQ	FUS1	FUS2	STA	LSQ	FUS1	FUS2
RAWloop	2	1	1	1	78	79.6	82.5	83.3	304	268	263	239	6.8	33.3	3.9	4.4
WARloop	2	1	1	1	78.1	79.6	82.2	82.2	279	264	261	261	7.1	33.5	4.1	4.1
WAWloop	2	1	1	1	78.3	80.8	88.4	88.4	294	269	251	251	6.8	7.5	4.1	4.1
gemver	4	2	3/3	1/2	98.6	98.6	119.1	122.9	235	235	265	255	20.6	20.6	11.5	12
bnn	2	1	2	2	78.9	85.1	93.5	95.2	279	244	266	257	39.2	3.2	1.6	1.6
pagerank	3	2	2/1	2/1	81.5	87.8	114.1	115.2	262	237	246	246	35.7	0.8	1.6	0.7
fft	2	2	4/4	4/4	102.7	102.7	150.4	152.2	246	246	221	219	7.8	7.8	2.8	1.7
matpower	2	1	4	2	82.1	97.6	105.4	108.6	274	193	260	257	18	3.7	12.3	1.6
hist+add	3	2	2/2	1/1	79.2	87.9	97.0	99.3	286	220	282	270	3.9	1	0.2	0.2
tanh+spmv	2	2	2/1	1/1	80.2	93.1	99.5	101.8	274	225	260	264	4.4	0.9	0.5	0.5
Harmonic Mean:			1	1.06	1.22	1.24	1	0.87	0.94	0.91	1	0.13	0.11	0.08		

memory (the memory controller uses two 512-bit channels). We use large datasets to ensure data is distributed across DRAM pages, resulting in variable latency. Each code is executed three times and the minimum time is reported. Area, reported as Adaptive Logic Modules (ALMs) [30], and frequency are taken from Quartus 19.2 reports after place and route. Our approach does not increase DSPs and BRAMs.

#### 7.2 Benchmarks

We use irregular codes from dynamic HLS research [10, 35, 46], choosing codes where there are sibling loops that can benefit from our dynamic loop fusion. For some benchmarks, we unroll outer loops to expose two inner loops that can be dynamically fused, or we compose multiple kernels to simulate applications composed of multiple tasks. Some codes have address expressions that can be analyzed for monotonicity, and some codes use data-dependent accesses that are asserted to be monotonic by the programmer:

**RAWloop, WARloop, WAWloop:** Each benchmark has two loops, each with one memory access, forming a RAW, WAR, or WAW dependency across loops. We use these benchmarks to compare the speedup of dynamic fusion to the maximum theoretical speedup.

**gemver:** two interleaved vector and matrix-vector multiplications. There are four loops, but only one pair can be fused by the STA approach.

**bnn:** one layer of a sparse binarized neural network. There are two loops, both with data-dependent accesses that prevent fusion. We mark the inner loops as monotonic since we know that the sparse representation is monotonic.

**pagerank:** uses a compressed sparse row (CSR) format to iterate over the graph. Another two loops in the algorithm have a regular access pattern, but they cannot be fused because the irregular loop is between them.

**fft:** an FFT with the middle loop unrolled by a factor of two. The non-affine accesses prevent loop fusion. The LSQ and

STA approaches are equivalent for fft and gemver, because there are no hazards within loops that would need an LSQ. **matpower:** sparse matrix power using the CSR format with the outer loop unrolled by a factor of 2.

**hist+add:** addition of two histograms. The STA approach can fuse the two histogram loops, but not the addition. **tanh+spmv:** *tanh* applied to a vector before it is used in a COO sparse matrix-vector multiplication. The *tanh* loop has

a store in an *if*-condition, which we speculate.

#### 7.3 Results

Table 1 shows the area and performance results for the four approaches that we evaluate. Dynamic loop fusion with forwarding is on average 12.5× faster than static HLS and 3.7× faster than dynamic HLS that uses an LSQ.

**7.3.1 Theoretical speedup.** The RAW/WAR/WAW loop benchmarks have a theoretical speedup of 2×, but FUS2 achieves a speedup of around 1.7×. The lower speedup is due to the lower FUS2 circuit frequency on these benchmarks. The LSQ approach sees a slowdown relative to STA in the RAW/WAR loop benchmarks, because it cannot use a dynamically bursting LSU which stalls the load loop significantly. Store loops, e.g., WAWloop, do not suffer as much, because they do not stall the LSQ pipeline.

# 7.3.2 Impact of store-to-load forwarding on speedup.

We observe that store-to-load forwarding has no observable benefit on codes where the forwarding happens across loops (e.g. RAWloop or gemver). This is expected, since without forwarding, the only penalty is an initial wait for the store ACK to be updated. Forwarding across loops may become beneficial if the DRAM bandwidth becomes a bottleneck. This was not a problem in our evaluation, but is likely to occur in practice once data parallelism is exploited. Forwarding becomes crucial if the store and load are in the same loop

and the dependency distance is lower than the store latency (e.g. fft, matpower, or pagerank).

# 7.3.3 Which codes benefit from dynamic loop fusion? It only makes sense to fuse loops with similar time complexities. Consider the pagerank benchmark as an example where fusion offers only a modest $1.1\times$ speedup over the LSQ approach. The code consists of two O(n) loops which go over graph nodes and one $O(n^2)$ loop which goes over edges. Even if all three loops are fused, the runtime will still be dominated by the $O(n^2)$ loop. We used the web-Google graph [37] with 875,713 nodes and 5,105,039 edges, which only has a theoretical speedup of $\approx 1.3$ over LSQ.

We see the biggest benefit of using dynamic loop fusion in the ability to unroll outer loops of irregular codes (e.g. fft and matpower), and in the ability to perform task fusion at a fine-grained level (e.g. hist+add and tanh+spmv).

**7.3.4 Area overhead.** Dynamic loop fusion with forwarding comes at an average area increase of 24% and frequency degradation of 9% over static HLS. The most area-hungry component is the dynamically coalescing LSU. The STA approach also uses the costly coalescing LSUs, which amortizes the area overhead of fusion. The LSQ approach uses a simpler LSU, which explains its low area overhead.

For example, in the RAWloop benchmark, the FUS2 DU consumes 1,550 ALMs (1,200 of which are dedicated to the pending buffers and its associative searching), whereas a single load LSU consumes 2,840 ALMs and the DRAM interconnect consumes 68,089 ALMs. If the OpenCL kernel runtime and DRAM interconnect are not counted, then our area overhead of dynamic loop fusion with forwarding increases to 2.1×. However, codes not using DRAM will not need the area budget for pending buffers, resulting in an overhead closer to what we report in Table 1.

Hazard pairs pruning has a large impact on the area and critical path of codes with many loads and stores. For example, the FFT code uses two DUs, each with 4 loads and stores. Without pruning, each DU synthesizes hazard checks for 44 pairs; with pruning, this drops to 10 pairs (Figure 5 shows the pruning performed on this code). The unpruned FFT FUS2 version uses 32% more area and achieves a 28% lower circuit frequency than the pruned version.

#### 8 Related Work

Loop monotonicity has first been exploited in a practical setting by Gupta *et al.* to synthesize race detection runtime checks in fork-join parallel programs [26]. However, they did not consider shared loops and non-monotonic outer loops.

All previous work on dynamic memory disambiguation in HLS sequentializes loops that share a data dependency [1, 21, 24, 33, 47]. Cheng *el al.* investigated compile time checks to prove that two loops do not access the same memory locations [12] – their approach is the same as existing

polyhedral optimizers, but uses a different formulation. Others have exploited the SCEV framework to augment the static analysis with dynamic checks in HLS [20, 38, 39] – these approaches are similar to multi-versioned SIMD CPU code, where the fast (SIMD) path is taken if a set of conditions evaluates to true at runtime. All these works either only improve the throughput of single loops, or execute separate loops in parallel only if all iterations are independent.

Winterstein *et al.* [51] used symbolic execution, based on separation logic, to prove the absence of aliasing when unrolling irregular loops into multiple PEs. Later, they expanded the work to support aliasing limited to commutative operations by using locks to access a shared memory space [53] – they rely on the commutative property because they cannot guarantee sequential consistency of accesses to the same memory spaces, as we have proposed here. However, their use of caches could be integrated with our work [56].

A cache memory hierarchy could further decrease DRAM requests and increase temporal locality in our DUs. In our current design, the amount of on-chip data reuse is limited by the size of the pending buffers, which have to be kept small to make associative searching feasible. Recent work has advanced the state-of-the-art of non-blocking caches on FPGAs by storing Miss Status Holding Registers (MSHRs) in BRAM and using hash-based, instead of associative, searching [2, 55]. In a DU with cache, the pending buffers could be changed to MSHRs with added schedule information and our store-to-load forwarding could be removed altogether, since temporal locality would be provided by the cache.

# 9 Conclusions

We have presented dynamic loop fusion, a compiler/hard-ware co-design approach that enables dynamic memory disambiguation across monotonic loops without the need for address history searches. Our hazard detection logic is enabled by a novel program-order schedule representation, and by assuming monotonically non-decreasing addresses are in inner loops. We have presented a compiler analysis, based on the chain of recurrences formalism, to detect loop monotonicity, and shown that most codes contain addresses that are monotonic, making our approach applicable to a large class of applications. On an evaluation of 10 irregular codes, dynamic loop fusion provided an average speedup of 12.5× over static HLS and 3.7× over dynamic HLS.

#### References

1101

1102

1103

1104

1105

1106

1107

1108

1109

1110

1111

1112

1113

1114

1115

1116

1117

1118

1119

1120

1121

1122

1123

1124

1125

1126

1127

1128

1129

1130

1131

1132

1133

1134

1135

1136

1137

1138

1139

1140

1141

1142

1143

1144

1145

1146

1147

1148

1149

1150

1151

1152

1153

1154

1155

- [1] Mythri Alle, Antoine Morvan, and Steven Derrien. 2013. Runtime dependency analysis for loop pipelining in High-Level Synthesis. In 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC). 1–10. https://doi.org/10.1145/2463209.2488796
- [2] Mikhail Asiatici and Paolo Ienne. 2019. Stop Crying Over Your Cache Miss Rate: Handling Efficiently Thousands of Outstanding Misses in FPGAs. In Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (Seaside, CA, USA) (FPGA '19). Association for Computing Machinery, New York, NY, USA, 310–319. https://doi.org/10.1145/3289602.3293901
- [3] Mikhail Asiatici and Paolo Ienne. 2021. Request, Coalesce, Serve, and Forget: Miss-Optimized Memory Systems for Bandwidth-Bound Cache-Unfriendly Applications on FPGAs. ACM Trans. Reconfigurable Technol. Syst. 15, 2, Article 13 (dec 2021), 33 pages. https://doi.org/10.1145/3466823
- [4] Olaf Bachmann, Paul S. Wang, and Eugene V. Zima. 1994. Chains of Recurrences—a Method to Expedite the Evaluation of Closed-Form Functions. In Proceedings of the International Symposium on Symbolic and Algebraic Computation. https://doi.org/10.1145/190347.190423
- [5] Mohamed-Walid Benabderrahmane, Louis-Noël Pouchet, Albert Cohen, and Cédric Bastoul. 2010. The Polyhedral Model Is More Widely Applicable Than You Think. In *Compiler Construction*, Rajiv Gupta (Ed.). Springer Berlin Heidelberg, Berlin, Heidelberg, 283–303.
- [6] Daniel Berlin and David Edelsohn. 2004. High-level loop optimizations for GCC. Proceedings of the 2004 GCC Developers Summit (01 2004).
- [7] Peter L. Bird, Alasdair Rawsthorne, and Nigel P. Topham. 1993. The effectiveness of decoupling. In *Proceedings of the 7th International Conference on Supercomputing* (Tokyo, Japan) (ICS '93). Association for Computing Machinery, New York, NY, USA, 47–56. https://doi. org/10.1145/165939.165952
- [8] Andrew Canis, Stephen D. Brown, and Jason H. Anderson. 2014. Modulo SDC scheduling with recurrence minimization in high-level synthesis. In 2014 24th International Conference on Field Programmable Logic and Applications (FPL). 1–8. https://doi.org/10.1109/FPL.2014. 6927490
- [9] Tao Chen and G. Edward Suh. 2016. Efficient data supply for hardware accelerators with prefetching and access/execute decoupling. In 2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). 1–12. https://doi.org/10.1109/MICRO.2016.7783749
- [10] Jianyi Cheng. 2019. Jianyi Cheng: HLS\_Benchmarks\_First\_Release. https://doi.org/10.5281/zenodo.3561115
- [11] Jianyi Cheng, Lana Josipović, George A. Constantinides, Paolo Ienne, and John Wickerson. 2022. DASS: Combining Dynamic amp; Static Scheduling in High-Level Synthesis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2022). https://doi.org/ 10.1109/TCAD.2021.3065902
- [12] Jianyi Cheng, Lana Josipović, George A. Constantinides, and John Wickerson. 2022. Dynamic Inter-Block Scheduling for HLS. In 2022 32nd International Conference on Field-Programmable Logic and Applications (FPL). 243–252. https://doi.org/10.1109/FPL57034.2022.00045
- [13] Shaoyi Cheng and John Wawrzynek. 2014. Architectural synthesis of computational pipelines with decoupled memory access. In 2014 International Conference on Field-Programmable Technology (FPT). 83– 90. https://doi.org/10.1109/FPT.2014.7082758
- [14] Yuze Chi, Licheng Guo, Jason Lau, Young-kyu Choi, Jie Wang, and Jason Cong. 2021. Extending High-Level Synthesis for Task-Parallel Programs. In 2021 IEEE 29th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). 204–213. https://doi.org/10.1109/FCCM51124.2021.00032
- [15] Jason Cong, Jason Lau, Gai Liu, Stephen Neuendorffer, Peichen Pan, Kees Vissers, and Zhiru Zhang. 2022. FPGA HLS Today: Successes, Challenges, and Opportunities. ACM Trans. Reconfigurable Technol. Syst. 15, 4, Article 51 (aug 2022), 42 pages. https://doi.org/10.1145/

- 3530775
  [16] Steve Dai, Gai Liu, Ritchie Zhao, and Zhiru Zhang. 2017. Enabling
- adaptive loop pipelining in high-level synthesis. In 2017 51st Asilomar Conference on Signals, Systems, and Computers. 131–135. https://doi. org/10.1109/ACSSC.2017.8335152
- [17] Steve Dai, Ritchie Zhao, Gai Liu, Shreesha Srinath, Udit Gupta, Christopher Batten, and Zhiru Zhang. 2017. Dynamic Hazard Resolution for Pipelining Irregular Loops in High-Level Synthesis. In Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (Monterey, California, USA) (FPGA '17). Association for Computing Machinery, New York, NY, USA, 189–194. https://doi.org/10.1145/3020078.3021754
- [18] A. Darte. 1999. On the complexity of loop fusion. In 1999 International Conference on Parallel Architectures and Compilation Techniques (Cat. No.PR00425). 149–157. https://doi.org/10.1109/PACT.1999.807510
- [19] Johannes de Fine Licht, Andreas Kuster, Tiziano De Matteis, Tal Ben-Nun, Dominic Hofer, and Torsten Hoefler. 2021. StencilFlow: Mapping Large Stencil Programs to Distributed Spatial Computing Systems. IEEE Press, 315–326. https://doi.org/10.1109/CGO51591.2021.9370315
- [20] Florian Dewald, Johanna Rohde, Christian Hochberger, and Heiko Mantel. 2022. Improving Loop Parallelization by a Combination of Static and Dynamic Analyses in HLS. ACM Trans. Reconfigurable Technol. Syst. 15, 3, Article 31 (feb 2022), 31 pages. https://doi.org/10. 1145/3501801
- [21] Ayatallah Elakhras, Riya Sawhney, Andrea Guerrieri, Lana Josipovic, and Paolo Ienne. 2023. Straight to the Queue: Fast Load-Store Queue Allocation in Dataflow Circuits. In Proceedings of the 2023 ACM/SIGDA International Symposium on Field Programmable Gate Arrays (Monterey, CA, USA) (FPGA '23). Association for Computing Machinery, New York, NY, USA, 39–45. https://doi.org/10.1145/3543622.3573050
- [22] Kermin Elliott Fleming. 2013. Scalable reconfigurable computing leveraging latency-insensitive channels. Ph.D. Dissertation. Massachusetts Institute of Technology, Cambridge, MA, USA. https://hdl.handle.net/1721.1/79212
- [23] Shane T. Fleming and David B. Thomas. 2017. Using Runahead Execution to Hide Memory Latency in High Level Synthesis. In 2017 IEEE 25th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). 109–116. https://doi.org/10.1109/FCCM. 2017 33
- [24] Jean-Michel Gorius, Simon Rokicki, and Steven Derrien. 2024. A Unified Memory Dependency Framework for Speculative High-Level Synthesis. In Proceedings of the 33rd ACM SIGPLAN International Conference on Compiler Construction (Edinburgh, United Kingdom) (CC 2024). Association for Computing Machinery, New York, NY, USA, 13–25. https://doi.org/10.1145/3640537.3641581
- [25] Tobias Grosser, Armin Groesslinger, and Christian Lengauer. 2012. Polly — Performing Polyhedral Optimizations on a Low-Level Intermediate Representation. *Parallel Processing Letters* 22, 04 (2012), 1250010. https://doi.org/10.1142/S0129626412500107
- [26] Rajiv Gupta and Madalene Spezialetti. 1991. Loop monotonic computations: an approach for the efficient run-time detection of races. In Proceedings of the Symposium on Testing, Analysis, and Verification (Victoria, British Columbia, Canada) (TAV4). Association for Computing Machinery, New York, NY, USA, 98–111. https://doi.org/10.1145/120807.120816
- [27] Tae Jun Ham, Juan L. Aragón, and Margaret Martonosi. 2015. DeSC: decoupled supply-compute communication management for heterogeneous architectures. In *Proceedings of the 48th International Symposium on Microarchitecture* (Waikiki, Hawaii) (MICRO-48). Association for Computing Machinery, New York, NY, USA, 191–203. https://doi.org/10.1145/2830772.2830800
- [28] Tae Jun Ham, Juan L. Aragón, and Margaret Martonosi. 2017. Decoupling Data Supply from Computation for Latency-Tolerant Communication in Heterogeneous Architectures. ACM Trans. Archit. Code

1158 1159 1160

1161

1156

1157

1163 1164

1165 1166 1167

1168 1169 1170

> 1171 1172

117311741175

1176 1177

1178 1179

1180 1181

1182 1183

1184 1185

1186 1187

1188 1189

1190 1191 1192

> 1193 1194

1195 1196

1197 1198

1199 1200

1201 1202

1202 1203 1204

1205 1206

1267

1268

1269

1271

1273

1275

1276

1277

1279

1280

1281

1282

1283

1284

1286

1288

1290

1292

1293

1294

1295

1296

1297

1298

1299

1300

1301

1303

1305

1307

1309

1310

1311

1312

1313

1314

1315

1316

1317

1318

1319

1320

1211 Optim. 14, 2, Article 16 (jun 2017), 27 pages. https://doi.org/10.1145/ 1212

1213

1214

1215

1216

1217

1218

1219

1220

1221

1222

1224

1225

1226

1227

1228

1229

1230

1231

1232

1233

1234

1235

1236

1237

1239

1240

1241

1242

1243

1244

1245

1246

1247

1248

1249

1250

1251

1252

1253

1254

1255

1256

1258

1259

1260

1261

1262

1263

1264 1265

- [29] Jing Huang, Yuanjie Huang, Olivier Temam, Paolo Ienne, Yunji Chen, and Chengyong Wu. 2014. A low-cost memory interface for highthroughput accelerators. In Proceedings of the 2014 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (New Delhi, India) (CASES '14). Association for Computing Machinery, New York, NY, USA, Article 11, 10 pages. https://doi.org/10.1145/ 2656106.2656109
- Mike Hutton, Jay Schleicher, David Lewis, Bruce Pedersen, Richard Yuan, Sinan Kaptanoglu, Gregg Baeckler, Boris Ratchev, Ketan Padalia, Mark Bourgeault, Andy Lee, Henry Kim, and Rahul Saini. 2004. Improving FPGA Performance and Area Using an Adaptive Logic Module. In Field Programmable Logic and Application, Jürgen Becker, Marco Platzner, and Serge Vernalde (Eds.). Springer Berlin Heidelberg, Berlin, Heidelberg, 135-144.
- [31] Intel. [n.d.]. Intel® PAC with Intel® Arria® 10 GX FPGA - Product Specifications | Intel - intel.com. https: //www.intel.com/content/www/us/en/products/sku/149169/intelpac-with-intel-arria-10-gx-fpga/specifications.html. 18-09-2024].
- [32] Intel. 2024. Intel C++ Compiler Handbook for Intel FPGAs. https://www.intel.com/content/www/us/en/docs/oneapi-fpga-addon/developer-guide/2024-1/intel-oneapi-dpc-c-compiler-handbookfor-intel.html. Accessed: 2024-08-02.
- Lana Josipovic, Philip Brisk, and Paolo Ienne. 2017. An Out-of-Order Load-Store Queue for Spatial Computing. ACM Transactions on Embedded Computing Systems (2017). https://doi.org/10.1145/3126525
- Lana Josipović, Atri Bhattacharyya, Andrea Guerrieri, and Paolo Ienne. 2019. Shrink It or Shed It! Minimize the Use of LSQs in Dataflow Designs. In 2019 International Conference on Field-Programmable Technology. https://doi.org/10.1109/ICFPT47387.2019.00031
- [35] Lana Josipović, Andrea Guerrieri, and Paolo Ienne. 2022. From C/C++ Code to High-Performance Dataflow Circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2022). https: //doi.org/10.1109/TCAD.2021.3105574
- Ken Kennedy and John R. Allen. 2001. Optimizing Compilers for Modern Architectures: A Dependence-Based Approach. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA.
- [37] Jure Leskovec and Andrej Krevl. 2014. SNAP Datasets: Stanford Large Network Dataset Collection. http://snap.stanford.edu/data.
- Junyi Liu, Samuel Bayliss, and George A. Constantinides. 2015. Offline Synthesis of Online Dependence Testing: Parametric Loop Pipelining for HLS. In 2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines. 159-162. https://doi.org/ 10.1109/FCCM.2015.31
- Junyi Liu, John Wickerson, Samuel Bayliss, and George A. Constantinides. 2018. Polyhedral-Based Dynamic Loop Pipelining for High-Level Synthesis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 37, 9 (2018), 1802-1815. https: //doi.org/10.1109/TCAD.2017.2783363
- [40] Quan M. Nguyen and Daniel Sanchez. 2021. Fifer: Practical Acceleration of Irregular Applications on Reconfigurable Architectures. In MICRO-54: 54th Annual IEEE/ACM International Symposium on Microarchitecture (Virtual Event, Greece) (MICRO '21). Association for Computing Machinery, New York, NY, USA, 1064-1077. https: //doi.org/10.1145/3466752.3480048
- [41] Sebastian Pop, Philippe Clauss, Albert Cohen, Vincent Loechner, and Georges-André Silber. 2004. Fast recognition of scalar evolutions on three-address ssa code. CRI/ENSMP Research Report, A/354/CRI (2004), 1-28.
- Parthasarathy Ranganathan, Daniel Stodolsky, Jeff Calow, Jeremy [42] Dorfman, Marisabel Guevara, Clinton Wills Smullen IV, Aki Kuusela, Raghu Balasubramanian, Sandeep Bhatia, Prakash Chauhan,

- Anna Cheung, In Suk Chong, Niranjani Dasharathi, Jia Feng, Brian Fosco, Samuel Foss, Ben Gelb, Sara J. Gwin, Yoshiaki Hase, Dake He, C. Richard Ho, Roy W. Huffman Jr., Elisha Indupalli, Indira Jayaram, Poonacha Kongetira, Cho Mon Kyaw, Aaron Laursen, Yuan Li, Fong Lou, Kyle A. Lucke, JP Maaninen, Ramon Macias, Maire Mahony, David Alexander Munday, Srikanth Muroor, Narayana Penukonda, Eric Perkins-Argueta, Devin Persaud, Alex Ramirez, Ville-Mikko Rautio, Yolanda Ripley, Amir Salek, Sathish Sekar, Sergey N. Sokolov, Rob Springer, Don Stark, Mercedes Tan, Mark S. Wachsler, Andrew C. Walton, David A. Wickeraad, Alvin Wijaya, and Hon Kwan Wu. 2021. Warehouse-scale video acceleration: co-design and deployment in the wild. In Proceedings of the 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (Virtual, USA) (ASPLOS '21). Association for Computing Machinery, New York, NY, USA, 600-615. https://doi.org/10.1145/3445814.3446723
- [43] B. Ramakrishna Rau. 1994. Iterative modulo Scheduling: An Algorithm for Software Pipelining Loops. In Proceedings of the 27th Annual International Symposium on Microarchitecture. https://doi.org/10.1145/ 192724.192731
- [44] Zhenyuan Ruan, Tong He, Bojie Li, Peipei Zhou, and Jason Cong. 2018. ST-Accel: A High-Level Programming Platform for Streaming Applications on FPGA. In 2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). 9-16. https://doi.org/10.1109/FCCM.2018.00011
- [45] James E. Smith. 1982. Decoupled Access/Execute Computer Architectures. In Proceedings of the 9th Annual Symposium on Computer Architecture (Austin, Texas, USA) (ISCA '82). IEEE Computer Society Press, Washington, DC, USA, 112-119.
- [46] Robert Szafarczyk, Syed Waqar Nabi, and Wim Vanderbauwhede. 2023. Compiler Discovered Dynamic Scheduling of Irregular Code in High-Level Synthesis. In 2023 33nd International Conference on Field-Programmable Logic and Applications (FPL).
- [47] Robert Szafarczyk, Syed Waqar Nabi, and Wim Vanderbauwhede. 2023. A High-Frequency Load-Store Queue with Speculative Allocations for High-Level Synthesis. In 2023 International Conference on Field Programmable Technology (ICFPT). 115-124. https://doi.org/10.1109/ ICFPT59805.2023.00018
- [48] James Thomas, Pat Hanrahan, and Matei Zaharia. 2020. Fleet: A Framework for Massively Parallel Streaming on FPGAs. In Proceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems (Lausanne, Switzerland) (ASPLOS '20). Association for Computing Machinery, New York, NY, USA, 639-651. https://doi.org/10.1145/3373376.3378495
- [49] Robert A. van Engelen, J. Birch, Y. Shou, B. Walsh, and Kyle A. Gallivan. 2004. A unified framework for nonlinear dependence testing and symbolic analysis. In Proceedings of the 18th Annual International Conference on Supercomputing (Malo, France) (ICS '04). Association for Computing Machinery, New York, NY, USA, 106-115. https:// //doi.org/10.1145/1006209.1006226
- [50] Wim Vanderbauwhede, Syed Waqar Nabi, and Cristian Urlea. 2019. Type-Driven Automated Program Transformations and Cost Modelling for Optimising Streaming Programs on FPGAs. International Journal of Parallel Programming 47 (02 2019). https://doi.org/10.1007/ s10766-018-0572-z
- [51] Felix Winterstein, Samuel Bayliss, and George A. Constantinides. 2014. Separation Logic-Assisted Code Transformations for Efficient High-Level Synthesis. In 2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines. 1-8. https: //doi.org/10.1109/FCCM.2014.11
- [52] Felix Winterstein and George Constantinides. 2017. Pass a pointer: Exploring shared virtual memory abstractions in OpenCL tools for FPGAs. In 2017 International Conference on Field Programmable Technology (ICFPT). 104-111. https://doi.org/10.1109/FPT.2017.8280127

- [53] Felix Winterstein, Kermin Fleming, Hsin-Jung Yang, Samuel Bayliss, and George Constantinides. 2015. MATCHUP: Memory Abstractions for Heap Manipulating Programs. In Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (Monterey, California, USA) (FPGA '15). Association for Computing Machinery, New York, NY, USA, 136-145. https://doi.org/10. 1145/2684746.2689073
- Peng Wu, Albert Cohen, Jay Hoeflinger, and David Padua. 2001. Monotonic evolution: an alternative to induction variable substitution for dependence analysis. In Proceedings of the 15th International Conference on Supercomputing (Sorrento, Italy) (ICS '01). Association for Computing Machinery, New York, NY, USA, 78-91. https://doi.org/10.1145/377792.377809
- Shaoxian Xu, Sitong Lu, Zhiyuan Shao, Xiaofei Liao, and Hai Jin. 2024. MiCache: An MSHR-inclusive Non-blocking Cache Design for FPGAs. In Proceedings of the 2024 ACM/SIGDA International Symposium on

- Field Programmable Gate Arrays (Monterey, CA, USA) (FPGA '24). Association for Computing Machinery, New York, NY, USA, 22-32. https://doi.org/10.1145/3626202.3637571
- [56] Hsin Jung Yang, Kermin Fleming, Michael Adler, and Joel Emer. 2014. LEAP Shared Memories: Automating the Construction of FPGA Coherent Memories. In 2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines. 117-124. https://doi.org/10.1109/FCCM.2014.43
- Qing Yi and Ken Kennedy. 2002. Transforming complex loop nests for locality. Ph. D. Dissertation. Rice University, USA. AAI3047379.
- Wei Zuo, Peng Li, Deming Chen, Louis-Noël Pouchet, Shunan Zhong, and Jason Cong. 2013. Improving polyhedral code generation for highlevel synthesis. In 2013 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS). 1-10. https://doi.org/ 10.1109/CODES-ISSS.2013.6659002